{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:23:39Z","timestamp":1725575019049},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642177514"},{"type":"electronic","value":"9783642177521"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-17752-1_9","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T02:52:42Z","timestamp":1294887162000},"page":"84-93","source":"Crossref","is-referenced-by-count":6,"title":["An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAs"],"prefix":"10.1007","author":[{"given":"Cristiano","family":"Lazzari","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Fernandes","sequence":"additional","affiliation":[]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"9_CR1","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/L-CA.2006.8","volume":"5","author":"A.K. Gupta","year":"2006","unstructured":"Gupta, A.K., Dally, W.J.: Topology optimization of interconnection networks. IEEE Comput. Archit. Lett.\u00a05(1), 3 (2006)","journal-title":"IEEE Comput. Archit. Lett."},{"issue":"5","key":"9_CR2","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K. Banerjee","year":"2001","unstructured":"Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE\u00a089(5), 602\u2013633 (2001)","journal-title":"Proceedings of the IEEE"},{"issue":"11","key":"9_CR3","doi-asserted-by":"publisher","first-page":"1712","DOI":"10.1109\/TCAD.2005.852293","volume":"24","author":"F. Li","year":"2005","unstructured":"Li, F., Lin, Y., He, L., Chen, D., Cong, J.: Power modeling and characteristics of field programmable gate arrays. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a024(11), 1712\u20131724 (2005)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9_CR4","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1145\/503048.503058","volume-title":"Proceedings of the 2002 ACM\/SIGDA Tenth International Symposium on Field-Programmable Gate Arrays, FPGA 2002","author":"A. Singh","year":"2002","unstructured":"Singh, A., Marek-Sadowska, M.: Efficient circuit clustering for area and power reduction in FPGAs. In: Proceedings of the 2002 ACM\/SIGDA Tenth International Symposium on Field-Programmable Gate Arrays, FPGA 2002, pp. 59\u201366. ACM, New York (2002)"},{"issue":"10","key":"9_CR5","doi-asserted-by":"publisher","first-page":"1466","DOI":"10.1016\/j.mejo.2009.07.001","volume":"40","author":"R. Silva da","year":"2009","unstructured":"da Silva, R., Lazzari, C., Boudinov, H., Carro, L.: CMOS voltage-mode quaternary look-up tables for multi-valued FPGAs. Microelectronics Journal\u00a040(10), 1466\u20131470 (2009)","journal-title":"Microelectronics Journal"},{"key":"9_CR6","unstructured":"Dubrova, E.: Multiple-valued logic in vlsi: Challenges and opportunities. In: Proceedings of NORCHIP 1999, pp. 340\u2013350 (1999)"},{"issue":"9","key":"9_CR7","doi-asserted-by":"publisher","first-page":"947","DOI":"10.1109\/12.713314","volume":"47","author":"A. Gonzalez","year":"1998","unstructured":"Gonzalez, A., Mazumder, P.: Multiple-valued signed digit adder using negative differential resistance devices. IEEE Transactions on Computers\u00a047(9), 947\u2013959 (1998)","journal-title":"IEEE Transactions on Computers"},{"issue":"11","key":"9_CR8","doi-asserted-by":"publisher","first-page":"1239","DOI":"10.1109\/4.475711","volume":"30","author":"T. Hanyu","year":"1995","unstructured":"Hanyu, T., Kameyama, M.: A 200 MHz pipelined multiplier using 1.5 v-supply multiple-valued mos current-mode circuits with dual-rail source-coupled logic. IEEE Journal of Solid-State Circuits\u00a030(11), 1239\u20131245 (1995)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Zilic, Z., Vranesic, Z.: Multiple-valued logic in FPGAs. In: Proceedings of the 36th Midwest Symposium on Circuits and Systems, vol.\u00a02, pp. 1553\u20131556 (August 1993)","DOI":"10.1109\/MWSCAS.1993.343412"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Cunha, R., Boudinov, H., Carro, L.: Quaternary look-up tables using voltage-mode CMOS logic design. In: 37th International Symposium on Multiple-Valued Logic, ISMVL 2007, pp. 56\u201356 (May 2007)","DOI":"10.1109\/ISMVL.2007.47"},{"key":"9_CR11","unstructured":"Cadence Design Systems Inc.: Virtuoso spectre simulator user guide (2010)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-17752-1_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,23]],"date-time":"2019-03-23T19:11:09Z","timestamp":1553368269000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-17752-1_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642177514","9783642177521"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-17752-1_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}