{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T20:24:43Z","timestamp":1743020683635,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642191367"},{"type":"electronic","value":"9783642191374"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19137-4_11","type":"book-chapter","created":{"date-parts":[[2011,2,14]],"date-time":"2011-02-14T05:19:22Z","timestamp":1297660762000},"page":"122-134","source":"Crossref","is-referenced-by-count":9,"title":["A Dynamic Instruction Scratchpad Memory for Embedded Processors Managed by Hardware"],"prefix":"10.1007","author":[{"given":"Stefan","family":"Metzlaff","sequence":"first","affiliation":[]},{"given":"Irakli","family":"Guliashvili","sequence":"additional","affiliation":[]},{"given":"Sascha","family":"Uhrig","sequence":"additional","affiliation":[]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3","key":"11_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1347375.1347389","volume":"7","author":"R. Wilhelm","year":"2008","unstructured":"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenstr\u00f6m, P.: The Worst-Case Execution-Time Problem - Overview of Methods and Survey of Tools. ACM Trans. Embed. Comput. Syst.\u00a07(3), 1\u201353 (2008)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"2","key":"11_CR2","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/s11241-007-9032-3","volume":"37","author":"J. Reineke","year":"2007","unstructured":"Reineke, J., Grund, D., Berg, C., Wilhelm, R.: Timing Predictability of Cache Replacement Policies. Real-Time Systems\u00a037(2), 99\u2013122 (2007)","journal-title":"Real-Time Systems"},{"key":"11_CR3","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1145\/774789.774805","volume-title":"Proc. of the 10th Int. Symp. on Hardware\/software Codesign","author":"R. Banakar","year":"2002","unstructured":"Banakar, R., Steinke, S., Lee, B.S., Balakrishnan, M., Marwedel, P.: Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In: Proc. of the 10th Int. Symp. on Hardware\/software Codesign, pp. 73\u201378. ACM, New York (2002)"},{"key":"11_CR4","unstructured":"Wehmeyer, L., Marwedel, P.: Influence of Onchip Scratchpad Memories on WCET Prediction. In: Proc. of the 4th Int. Workshop on WCET Analysis (2004)"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Falk, H., Kleinsorge, J.: Optimal static WCET-aware scratchpad allocation of program code. In: Proc. of the 46th Design Automation Conf., pp. 732\u2013737 (2009)","DOI":"10.1145\/1629911.1630101"},{"issue":"2","key":"11_CR6","doi-asserted-by":"publisher","first-page":"472","DOI":"10.1145\/1151074.1151085","volume":"5","author":"S. Udayakumaran","year":"2006","unstructured":"Udayakumaran, S., Dominguez, A., Barua, R.: Dynamic allocation for scratch-pad memory using compile-time decisions. ACM Trans. Embed. Comput. Syst.\u00a05(2), 472\u2013511 (2006)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"11_CR7","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/CGO.2005.13","volume-title":"Proc. of the Int. Symp. on Code Generation and Optimization","author":"R.A. Ravindran","year":"2005","unstructured":"Ravindran, R.A., Nagarkar, P.D., Dasika, G.S., Marsman, E.D., Senger, R.M., Mahlke, S.A., Brown, R.B.: Compiler managed dynamic instruction placement in a low-power code cache. In: Proc. of the Int. Symp. on Code Generation and Optimization, pp. 179\u2013190. IEEE, Los Alamitos (2005)"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Egger, B., Kim, C., Jang, C., Nam, Y., Lee, J., Min, S.L.: A Dynamic Code Placement Technique for Scratchpad Memory Using Postpass Optimization. In: Conf. Compilers, Architecture, and Synthesis for Embedded Systems (2006)","DOI":"10.1145\/1176760.1176788"},{"key":"11_CR9","first-page":"612","volume-title":"Asia and South Pacific Conf. on Design Automation","author":"A. Janapsatya","year":"2006","unstructured":"Janapsatya, A., Ignjatovi\u0107, A., Parameswaran, S.: A novel instruction scratchpad memory optimization method based on concomitance metric. In: Asia and South Pacific Conf. on Design Automation, pp. 612\u2013617. IEEE, Los Alamitos (2006)"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Puaut, I., Pais, C.: Scratchpad Memories vs Locked Caches in Hard Real-Time Systems: a Quantitative Comparison. In: Proc. of the Conf. on Design, Automation and Test in Europe, pp. 1484\u20131489 (2007)","DOI":"10.1109\/DATE.2007.364510"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"Plazar, S., Lokuciejewski, P., Marwedel, P.: WCET-driven Cache-aware Memory Content Selection. In: Proc. of the 13th IEEE Int. Symp. on Object\/Comp-onent\/Service-Oriented Real-Time Distributed Computing, pp. 107\u2013114 (2010)","DOI":"10.1109\/ISORC.2010.36"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Schoeberl, M.: A Time Predictable Instruction Cache for a Java Processor. In: Workshop on Java Technologies for Real-Time and Embedded Systems, pp. 371\u2013382 (2004)","DOI":"10.1007\/978-3-540-30470-8_52"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Kirner, R., Schoeberl, M.: Modeling the Function Cache for Worst-Case Execution Time Analysis. In: Proc. of the 44th Design Automation Conf., pp. 471\u2013476 (2007)","DOI":"10.1109\/DAC.2007.375211"},{"key":"11_CR14","first-page":"210","volume-title":"Proc. of the 5th Int. Workshop on Java Technologies for Real-time and Embedded Systems","author":"T. Preu\u00dfer","year":"2007","unstructured":"Preu\u00dfer, T., Zabel, M., Spallek, R.: Bump-pointer method caching for embedded Java processors. In: Proc. of the 5th Int. Workshop on Java Technologies for Real-time and Embedded Systems, p. 210. ACM, New York (2007)"},{"key":"11_CR15","first-page":"38","volume-title":"Proc. of the 9th Workshop on Memory Performance","author":"S. Metzlaff","year":"2008","unstructured":"Metzlaff, S., Uhrig, S., Mische, J., Ungerer, T.: Predictable dynamic instruction scratchpad for simultaneous multithreaded processors. In: Proc. of the 9th Workshop on Memory Performance, pp. 38\u201345. ACM, New York (2008)"},{"key":"11_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1007\/978-3-642-11950-7_2","volume-title":"Architecture of Computing Systems - ARCS 2010","author":"J. Mische","year":"2010","unstructured":"Mische, J., Guliashvili, I., Uhrig, S., Ungerer, T.: How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable in-Order SMT. In: M\u00fcller-Schloer, C., Karl, W., Yehia, S. (eds.) ARCS 2010. LNCS, vol.\u00a05974, pp. 2\u201314. Springer, Heidelberg (2010)"},{"key":"11_CR17","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2010.78","volume":"30","author":"T. Ungerer","year":"2010","unstructured":"Ungerer, T., Cazorla, F., Sainrat, P., Bernat, G., Petrov, Z., Rochange, C., Quinones, E., Gerdes, M., Paolieri, M., Wolf, J., Casse, H., Uhrig, S., Guliashvili, I., Houston, M., Kluge, F., Metzlaff, S., Mische, J.: Merasa: Multicore execution of hard real-time applications supporting analyzability. IEEE Micro.\u00a030, 66\u201375 (2010)","journal-title":"IEEE Micro."},{"key":"11_CR18","unstructured":"M\u00e4lardalen Real-Time Research Center (MRTC): WCET Benchmark Suite, http:\/\/www.mrtc.mdh.se\/projects\/wcet\/benchmarks.html"},{"key":"11_CR19","doi-asserted-by":"crossref","unstructured":"Guthaus, M., Ringenberg, J., Ernst, D., Austin, T., Mudge, T., Brown, R.: MiBench: A free, commercially representative embedded benchmark suite. In: 2001 IEEE Int. Workshop on Workload Characterization, pp. 3\u201314 (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"11_CR20","unstructured":"Embedded Microprocessor Benchmark Consortium: AutoBench1.1 software benchmark data book, http:\/\/www.eembc.org\/techlit\/datasheets\/autobench_db.pdf"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2011"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19137-4_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T16:02:58Z","timestamp":1740931378000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19137-4_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642191367","9783642191374"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19137-4_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}