{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:11:30Z","timestamp":1725577890550},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642191367"},{"type":"electronic","value":"9783642191374"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19137-4_15","type":"book-chapter","created":{"date-parts":[[2011,2,14]],"date-time":"2011-02-14T00:19:22Z","timestamp":1297642762000},"page":"171-182","source":"Crossref","is-referenced-by-count":0,"title":["Memory-, Bandwidth-, and Power-Aware Multi-core for a Graph Database Workload"],"prefix":"10.1007","author":[{"given":"Pedro","family":"Trancoso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Martinez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep-Lluis","family":"Larriba-Pey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"Intel: Single-chip Cloud Computer (2009), \n                    \n                      http:\/\/techresearch.intel.com\/UserFiles\/en-us\/File\/terascale\/SCC-Overview.pdf"},{"key":"15_CR2","first-page":"573","volume-title":"CIKM 2007","author":"N. Mart\u00ednez-Bazan","year":"2007","unstructured":"Mart\u00ednez-Bazan, N., Munt\u00e9s-Mulero, V., G\u00f3mez-Villamor, S., Nin, J., S\u00e1nchez-Mart\u00ednez, M.A., Larriba-Pey, J.L.: Dex: high-performance exploration on large graphs for information retrieval. In: CIKM 2007, pp. 573\u2013582. ACM, New York (2007)"},{"issue":"6","key":"15_CR3","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1145\/1273442.1250746","volume":"42","author":"N. Nethercote","year":"2007","unstructured":"Nethercote, N., Seward, J.: Valgrind: a framework for heavyweight dynamic binary instrumentation. SIGPLAN Not.\u00a042(6), 89\u2013100 (2007)","journal-title":"SIGPLAN Not."},{"key":"15_CR4","unstructured":"Shivakumar, P., Jouppi, N.P.: CACTI 3.0: An integrated cache timing, power and area model. Technical report, Compaq Computer Corporation Western Research Laboratory (August 2001)"},{"key":"15_CR5","first-page":"282","volume-title":"ISCA 2000","author":"L.A. Barroso","year":"2000","unstructured":"Barroso, L.A., Gharachorloo, K., McNamara, R., Nowatzyk, A., Qadeer, S., Sano, B., Smith, S., Stets, R., Verghese, B.: Piranha: a scalable architecture based on single-chip multiprocessing. In: ISCA 2000, pp. 282\u2013293. ACM, New York (2000)"},{"issue":"2","key":"15_CR6","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P. Kongetira","year":"2005","unstructured":"Kongetira, P., Aingaran, K., Olukotun, K.: Niagara: A 32-Way Multithreaded Sparc Processor. IEEE Micro.\u00a025(2), 21\u201329 (2005)","journal-title":"IEEE Micro."},{"key":"15_CR7","first-page":"371","volume-title":"ISCA 2009","author":"B.M. Rogers","year":"2009","unstructured":"Rogers, B.M., Krishna, A., Bell, G.B., Vu, K., Jiang, X., Solihin, Y.: Scaling the bandwidth wall: challenges in and avenues for cmp scaling. In: ISCA 2009, pp. 371\u2013382. ACM, New York (2009)"},{"key":"15_CR8","first-page":"212","volume-title":"ISCA 2004","author":"A.R. Alameldeen","year":"2004","unstructured":"Alameldeen, A.R., Wood, D.A.: Adaptive cache compression for high-performance processors. In: ISCA 2004, Washington, DC, USA, p. 212. IEEE Computer Society, Los Alamitos (2004)"},{"issue":"2","key":"15_CR9","doi-asserted-by":"publisher","first-page":"544","DOI":"10.1145\/1080695.1070015","volume":"33","author":"M.K. Qureshi","year":"2005","unstructured":"Qureshi, M.K., Thompson, D., Patt, Y.N.: The v-way cache: Demand based associativity via global replacement. SIGARCH Comput. Archit. News\u00a033(2), 544\u2013555 (2005)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"15_CR10","first-page":"111","volume-title":"PACT 2004","author":"S. Kim","year":"2004","unstructured":"Kim, S., Chandra, D., Solihin, Y.: Fair cache sharing and partitioning in a chip multiprocessor architecture. In: PACT 2004, Washington, DC, USA, pp. 111\u2013122. IEEE Computer Society, Los Alamitos (2004)"},{"key":"15_CR11","first-page":"264","volume-title":"ISCA 2006","author":"J. Chang","year":"2006","unstructured":"Chang, J., Sohi, G.S.: Cooperative caching for chip multiprocessors. In: ISCA 2006, Washington, DC, USA, pp. 264\u2013276. IEEE Computer Society, Los Alamitos (2006)"},{"issue":"3","key":"15_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1455650.1455651","volume":"5","author":"J. Leverich","year":"2008","unstructured":"Leverich, J., Arakida, H., Solomatnikov, A., Firoozshahian, A., Horowitz, M., Kozyrakis, C.: Comparative evaluation of memory models for chip multiprocessors. ACM Trans. Archit. Code Optim.\u00a05(3), 1\u201330 (2008)","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"15_CR13","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1145\/237090.237140","volume-title":"Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII)","author":"K. Olukotun","year":"1996","unstructured":"Olukotun, K., Nayfeh, B.A., Hammond, L., Wilson, K., Chang, K.: The case for a single-chip multiprocessor. In: Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), pp. 2\u201311. ACM Press, New York (1996)"},{"issue":"2","key":"15_CR14","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1145\/1028176.1006707","volume":"32","author":"R. Kumar","year":"2004","unstructured":"Kumar, R., Tullsen, D.M., Ranganathan, P., Jouppi, N.P., Farkas, K.I.: Single-isa heterogeneous multi-core architectures for multithreaded workload performance. SIGARCH Comput. Archit. News\u00a032(2), 64 (2004)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"15_CR15","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/MC.2008.209","volume":"41","author":"M.D. Hill","year":"2008","unstructured":"Hill, M.D., Marty, M.R.: Amdahl\u2019s law in the multicore era. Computer\u00a041, 33\u201338 (2008)","journal-title":"Computer"},{"key":"15_CR16","first-page":"81","volume-title":"MICRO 36","author":"R. Kumar","year":"2003","unstructured":"Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.: Single-isa heterogeneous multi-core architectures: The potential for processor power reduction. In: MICRO 36, Washington, DC, USA, p. 81. IEEE Computer Society, Los Alamitos (2003)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2011"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19137-4_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T03:49:07Z","timestamp":1558410547000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19137-4_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642191367","9783642191374"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19137-4_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}