{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T15:55:46Z","timestamp":1778082946989,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642191367","type":"print"},{"value":"9783642191374","type":"electronic"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19137-4_19","type":"book-chapter","created":{"date-parts":[[2011,2,14]],"date-time":"2011-02-14T05:19:22Z","timestamp":1297660762000},"page":"219-230","source":"Crossref","is-referenced-by-count":2,"title":["An Improvement of Router Throughput for On-Chip Networks Using On-the-fly Virtual Channel Allocation"],"prefix":"10.1007","author":[{"given":"Son Truong","family":"Nguyen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shigeru","family":"Oyanagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on Chips: A New SoC Paradigm. IEEE Computer\u00a035, 70\u201378 (2002)","journal-title":"IEEE Computer"},{"issue":"5","key":"19_CR2","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1109\/MM.2007.4378787","volume":"27","author":"J.D. Owens","year":"2007","unstructured":"Owens, J.D., Dally, W.J., Ho, R., Jayasimha, D.N., Keckler, S.W.: Peh, Li-S. Research Challenges for On-Chip Interconnection Networks. IEEE Micro\u00a027(5), 96\u2013108 (2007)","journal-title":"IEEE Micro"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: 38th Design Automation Conference, pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"issue":"1","key":"19_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T. Bjerregaard","year":"2006","unstructured":"Bjerregaard, T., Mahadevan, S.: A Survey of Research and Practices of Network-on-Chip. ACM Computing Surveys\u00a038(1), 1\u201351 (2006)","journal-title":"ACM Computing Surveys"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Peh, L.-S., Dally, W.J.: A Delay Model and Speculative Architecture for Pipelined Routers. In: 7th International Symposium on High-Performance Computer Architecture, pp. 255\u2013266 (2001)","DOI":"10.1109\/HPCA.2001.903268"},{"key":"19_CR6","volume-title":"Principles and Practices of Interconnection Networks","author":"W.J. Dally","year":"2004","unstructured":"Dally, W.J., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco (2004)"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Kim, J., Park, D., Theocharides, T., Vijaykrishnan, N., Das, C.R.: A Low Latency Router Supporting Adaptivity for On-chip Interconnects. In: 42nd Design Automation Conference, pp. 559\u2013564 (2005)","DOI":"10.1145\/1065579.1065726"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Kim, J., Nicopoulos, C., Park, D., Narayanan, V., Yousif, M.S., Das, C.R.: A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks. In: International Symposium on Computer Architecture, pp. 4\u201315 (2006)","DOI":"10.1145\/1150019.1136487"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"Mullins, R., West, A., Moore, S.: Low-Latency Virtual-Channel Routers for On-Chip Networks. In: 31st International Symposium on Computer Architecture, pp. 188\u2013197 (2004)","DOI":"10.1145\/1028176.1006717"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Mullins, R., West, A., Moore, S.: The Design and Implementation of a Low Latency On-Chip Network. In: Asia and South Pacific Design Automation Conference, pp. 164\u2013169 (2006)","DOI":"10.1145\/1118299.1118348"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Bertozzi, D., Benini, L.: Xpipes: A Network-on-Chip architecture for Gigascale Systems-on-Chip. IEEE Circuits and Systems Magazine, 18\u201331,Q.2 (2004)","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"Kumar, A.: Peh, Li-S., Kundu, P., Jha, N. K.: Express Virtual Channels: Towards the Ideal Interconnection Fabric. In: International Symposium on Computer Architecture, pp. 150\u2013161 (2007)","DOI":"10.1145\/1273440.1250681"},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"Park, D., Das, R., Nicopoulos, C., Kim, J., Vijaykrishnan, N., Iyer, R., Das, C.R.: Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects. In: IEEE Symposium on High-Performance Interconnects, pp. 15\u201320 (2007)","DOI":"10.1109\/HOTI.2007.4296803"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"Michelogiannakis, G., Pnevmatikatos, D.N., Katevenis, M.: Approaching Ideal NoC Latency with Pre-Configured Routes. In: International Symposium on Networks-on-Chip, pp. 153\u2013162 (2007)","DOI":"10.1109\/NOCS.2007.10"},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"Matsutani, H., Koibuchi, M., Amano, H., Yoshinaga, T.: Prediction Router: Yet Another Low Latency On-Chip Router Architecture. In: IEEE International Symposium on High-Performance Computer Architecture, pp. 367\u2013378 (2009)","DOI":"10.1109\/HPCA.2009.4798274"},{"key":"19_CR16","doi-asserted-by":"crossref","unstructured":"Kumar, A., Kundu, P., Singh, A.P.: Peh, Li-S., Jha, N. K.: A 4.6 Tbits\/s 3.6 GHz Single-cycle NoC Router with a Novel Switch Allocation in 65nm CMOS. In: 25th International Conference on Computer Design, pp. 63\u201370 (2007)","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"Kim, J.: Low-cost Router Microarchitecture for On-chip Networks. In: 42nd IEEE\/ACM International Symposium on Microarchitecture, pp. 255\u2013266 (2009)","DOI":"10.1145\/1669112.1669145"},{"issue":"8","key":"19_CR18","doi-asserted-by":"publisher","first-page":"1260","DOI":"10.1109\/26.780463","volume":"47","author":"N. McKeown","year":"1999","unstructured":"McKeown, N., Anantharam, V., Walrand, J.: Achieving 100% Throughput in an Input-Queued Switch. IEEE Transactions on Communications\u00a047(8), 1260\u20131267 (1999)","journal-title":"IEEE Transactions on Communications"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2011"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19137-4_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T16:03:00Z","timestamp":1740931380000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19137-4_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642191367","9783642191374"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19137-4_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}