{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T16:40:03Z","timestamp":1740933603594,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642191367"},{"type":"electronic","value":"9783642191374"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19137-4_21","type":"book-chapter","created":{"date-parts":[[2011,2,14]],"date-time":"2011-02-14T05:19:22Z","timestamp":1297660762000},"page":"243-258","source":"Crossref","is-referenced-by-count":1,"title":["A Learning-Based Approach to the Automated Design of MPSoC Networks"],"prefix":"10.1007","author":[{"given":"Oscar","family":"Almer","sequence":"first","affiliation":[]},{"given":"Nigel","family":"Topham","sequence":"additional","affiliation":[]},{"given":"Bj\u00f6rn","family":"Franke","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Angiolini, F., Meloni, P., Carta, S., Benini, L., Raffo, L.: Contrasting a NoC and a traditional interconnect fabric with layout awareness. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition 2004, pp. 124\u2013129 (2006)","DOI":"10.1109\/DATE.2006.244033"},{"key":"21_CR2","unstructured":"ARM: AMBA AXI Protocol Specification (March 2004)"},{"key":"21_CR3","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/871506.871531","volume-title":"ISLPED 2003: Proceedings of the 2003 International Symposium on Low Power Electronics and Design","author":"X. Chen","year":"2003","unstructured":"Chen, X., Peh, L.S.: Leakage power modeling and optimization in interconnection networks. In: ISLPED 2003: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, pp. 90\u201395. ACM, New York (2003)"},{"issue":"5","key":"21_CR4","doi-asserted-by":"publisher","first-page":"406","DOI":"10.1002\/j.1538-7305.1953.tb01433.x","volume":"32","author":"C. Clos","year":"1953","unstructured":"Clos, C.: A study of non-blocking switching networks. The Bell System Technical Journal\u00a032(5), 406\u2013424 (1953)","journal-title":"The Bell System Technical Journal"},{"issue":"6","key":"21_CR5","doi-asserted-by":"publisher","first-page":"775","DOI":"10.1109\/12.53599","volume":"39","author":"W. Dally","year":"1990","unstructured":"Dally, W.: Performance analysis of k-ary n-cube interconnection networks. IEEE Transactions on Computers\u00a039(6), 775\u2013785 (1990)","journal-title":"IEEE Transactions on Computers"},{"key":"21_CR6","unstructured":"EEMBC: Coremark (May 2010), http:\/\/www.coremark.org"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Gilabert, F., Ludovici, D., Medardoni, S., Bertozzi, D., Benini, L., Gaydadjiev, G.: Designing regular network-on-chip topologies under technology, architecture and software constraints. In: International Conference on Complex, Intelligent and Software Intensive Systems, CISIS 2009, 16-19, pp. 681\u2013687 (2009)","DOI":"10.1109\/CISIS.2009.30"},{"key":"21_CR8","unstructured":"Ho, R., Mai, K., Horowitz, M.: Managing wire scaling: a circuit perspective, pp. 177\u2013179 (June 2003)"},{"key":"21_CR9","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1109\/ISCA.2008.19","volume-title":"ISCA 2008: Proceedings of the 35th International Symposium on Computer Architecture","author":"J. Kim","year":"2008","unstructured":"Kim, J., Dally, W.J., Scott, S., Abts, D.: Technology-driven, highly-scalable dragonfly topology. In: ISCA 2008: Proceedings of the 35th International Symposium on Computer Architecture, pp. 77\u201388. IEEE Computer Society, Washington (2008)"},{"key":"21_CR10","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1145\/1095890.1095915","volume-title":"ANCS 2005: Proceedings of the 2005 ACM Symposium on Architecture for Networking and Communications Systems","author":"J. Kim","year":"2005","unstructured":"Kim, J., Park, D., Nicopoulos, C., Vijaykrishnan, N., Das, C.R.: Design and analysis of an noc architecture from performance, reliability and energy perspective. In: ANCS 2005: Proceedings of the 2005 ACM Symposium on Architecture for Networking and Communications Systems, pp. 173\u2013182. ACM, New York (2005)"},{"key":"21_CR11","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/ISCA.2008.25","volume-title":"ISCA 2008: Proceedings of the 35th International Symposium on Computer Architecture","author":"M.M. Kim","year":"2008","unstructured":"Kim, M.M., Davis, J.D., Oskin, M., Austin, T.: Polymorphic on-chip networks. In: ISCA 2008: Proceedings of the 35th International Symposium on Computer Architecture, pp. 101\u2013112. IEEE Computer Society, Washington, DC (2008)"},{"issue":"6","key":"21_CR12","doi-asserted-by":"publisher","first-page":"952","DOI":"10.1109\/TCAD.2004.828127","volume":"23","author":"K. Lahiri","year":"2004","unstructured":"Lahiri, K., Raghunathan, A., Dey, S.: Design Space Exploration for Optimizing On-Chip Communication Architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a023(6), 952\u2013961 (2004)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"10","key":"21_CR13","doi-asserted-by":"publisher","first-page":"892","DOI":"10.1109\/TC.1985.6312192","volume":"34","author":"C.E. Leiserson","year":"1985","unstructured":"Leiserson, C.E.: Fat-trees: universal networks for hardware-efficient supercomputing. IEEE Trans. Comput.\u00a034(10), 892\u2013901 (1985)","journal-title":"IEEE Trans. Comput."},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Ludovici, D., Gilabert, F., Medardoni, S., G\u00f3mez, C., G\u00f3mez, M., L\u00f3pez, P., Gaydadjiev, G., Bertozzi, D.: Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition 2009, pp. 562\u2013565 (2009)","DOI":"10.1109\/DATE.2009.5090727"},{"key":"21_CR15","doi-asserted-by":"crossref","unstructured":"van Meeuwen, T., Vandecappelle, A., van Zelst, A., Catthoor, F., Verkest, D.: System-level interconnect architecture exploration for custom memory organizations. In: Proceedings of the 14th International Symposium on System Synthesis, pp. 13\u201318 (2001)","DOI":"10.1145\/500001.500005"},{"key":"21_CR16","volume-title":"Networks on Chips: Technology and Tools (Systems on Silicon)","author":"G.D. Micheli","year":"2006","unstructured":"Micheli, G.D., Benini, L.: Networks on Chips: Technology and Tools (Systems on Silicon). Morgan Kaufmann Publishers Inc., San Francisco (2006)"},{"key":"21_CR17","first-page":"25","volume-title":"ISLPED 2006: Proceedings of the 2006 International Symposium on Low Power Electronics and Design","author":"S. Rodriguez","year":"2006","unstructured":"Rodriguez, S., Jacob, B.: Energy\/power breakdown of pipelined nanometer caches (90nm\/65nm\/45nm\/32nm). In: ISLPED 2006: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, pp. 25\u201330. ACM, New York (2006)"},{"key":"21_CR18","doi-asserted-by":"crossref","unstructured":"Scott, S., Abts, D., Kim, J., Dally, W.: The blackwidow high-radix clos network. In: 33rd International Symposium on Computer Architecture, ISCA 2006, pp. 16\u201328 (2006)","DOI":"10.1145\/1150019.1136488"},{"key":"21_CR19","doi-asserted-by":"crossref","unstructured":"Towles, B., Dally, W.J.: Route packets, not wires: On-chip inteconnectoin networks. In: Design Automation Conference, pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2011"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19137-4_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T16:02:54Z","timestamp":1740931374000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19137-4_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642191367","9783642191374"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19137-4_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}