{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:17:33Z","timestamp":1725578253348},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194474"},{"type":"electronic","value":"9783642194481"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19448-1_1","type":"book-chapter","created":{"date-parts":[[2011,2,23]],"date-time":"2011-02-23T09:59:16Z","timestamp":1298455156000},"page":"3-23","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic Cache Partitioning Based on the MLP of Cache Misses"],"prefix":"10.1007","author":[{"given":"Miquel","family":"Moreto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1_CR1","unstructured":"Serrano, M.J., Wood, R., Nemirovsky, M.: A study on multistreamed superscalar processors, Technical Report 93-05, University of California Santa Barbara (1993)"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: maximizing on-chip parallelism. In: ISCA (1995)","DOI":"10.1145\/223982.224449"},{"issue":"9","key":"1_CR3","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1109\/2.612253","volume":"30","author":"L. Hammond","year":"1997","unstructured":"Hammond, L., Nayfeh, B.A., Olukotun, K.: A single-chip multiprocessor. Computer\u00a030(9), 79\u201385 (1997)","journal-title":"Computer"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Cazorla, F.J., Ramirez, A., Valero, M., Fernandez, E.: Dynamically controlled resource allocation in SMT processors. In: MICRO (2004)","DOI":"10.1109\/DSD.2004.1333257"},{"key":"1_CR5","unstructured":"Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting inter-thread cache contention on a chip multi-processor architecture. In: HPCA (2005)"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Petoumenos, P., Keramidas, G., Zeffer, H., Kaxiras, S., Hagersten, E.: Modeling cache sharing on chip multiprocessor architectures. In: IISWC, pp. 160\u2013171 (2006)","DOI":"10.1109\/IISWC.2006.302740"},{"key":"1_CR7","unstructured":"Chiou, D., Jain, P., Devadas, S., Rudolph, L.: Dynamic cache partitioning via columnization. In: Design Automation Conference (2000)"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In: MICRO (2006)","DOI":"10.1109\/MICRO.2006.49"},{"key":"1_CR9","unstructured":"Suh, G.E., Devadas, S., Rudolph, L.: A new memory monitoring scheme for memory-aware scheduling and partitioning. In: HPCA (2002)"},{"key":"1_CR10","unstructured":"Kim, S., Chandra, D., Solihin, Y.: Fair cache sharing and partitioning in a chip multiprocessor architecture. In: PACT (2004)"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Karkhanis, T.S., Smith, J.E.: A first-order superscalar processor model. In: ISCA (2004)","DOI":"10.1145\/1028176.1006729"},{"issue":"2","key":"1_CR12","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1147\/sj.92.0078","volume":"9","author":"R.L. Mattson","year":"1970","unstructured":"Mattson, R.L., Gecsei, J., Slutz, D.R., Traiger, I.L.: Evaluation techniques for storage hierarchies. IBM Systems Journal\u00a09(2), 78\u2013117 (1970)","journal-title":"IBM Systems Journal"},{"key":"1_CR13","unstructured":"Settle, A., Connors, D., Gibert, E., Gonzalez, A.: A dynamically reconfigurable cache for multithreaded processors. Journal of Embedded Computing\u00a01(3-4) (2005)"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Rafique, N., Lim, W.T., Thottethodi, M.: Architectural support for operating system-driven CMP cache management. In: PACT (2006)","DOI":"10.1145\/1152154.1152160"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Hsu, L.R., Reinhardt, S.K., Iyer, R., Makineni, S.: Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In: PACT (2006)","DOI":"10.1145\/1152154.1152161"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Lynch, D.N., Mutlu, O., Patt, Y.N.: A case for MLP-aware cache replacement. In: ISCA (2006)","DOI":"10.1145\/1150019.1136501"},{"key":"1_CR17","unstructured":"Kroft, D.: Lockup-free instruction fetch\/prefetch cache organization. In: ISCA (1981)"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Sair, S., Calder, B.: Discovering and exploiting program phases. IEEE Micro (2003)","DOI":"10.1109\/MM.2003.1261391"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Vera, J., Cazorla, F.J., Pajuelo, A., Santana, O.J., Fernandez, E., Valero, M.: FAME: Fairly measuring multithreaded architectures. In: PACT (2007)","DOI":"10.1109\/PACT.2007.4336221"},{"key":"1_CR20","doi-asserted-by":"crossref","unstructured":"Moreto, M., Cazorla, F.J., Ramirez, A., Valero, M.: Explaining dynamic cache partitioning speed ups. IEEE CAL (2007)","DOI":"10.1109\/PACT.2007.4336246"},{"issue":"4\/5","key":"1_CR21","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1147\/rd.494.0505","volume":"49","author":"B. Sinharoy","year":"2005","unstructured":"Sinharoy, B., Kalla, R.N., Tendler, J.M., Eickemeyer, R.J., Joyner, J.B.: Power5 system microarchitecture. IBM J. Res. Dev.\u00a049(4\/5), 505\u2013521 (2005)","journal-title":"IBM J. Res. Dev."},{"key":"1_CR22","unstructured":"Luo, K., Gummaraju, J., Franklin, M.: Balancing throughput and fairness in SMT processors. In: ISPASS (2001)"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19448-1_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T08:31:06Z","timestamp":1558427466000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19448-1_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194474","9783642194481"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19448-1_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}