{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T07:46:59Z","timestamp":1759132019205},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194474"},{"type":"electronic","value":"9783642194481"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19448-1_10","type":"book-chapter","created":{"date-parts":[[2011,2,23]],"date-time":"2011-02-23T04:59:16Z","timestamp":1298437156000},"page":"177-200","source":"Crossref","is-referenced-by-count":5,"title":["Parallelization Schemes for Memory Optimization on the Cell Processor: A Case Study on the Harris Corner Detector"],"prefix":"10.1007","author":[{"given":"Tarik","family":"Saidani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lionel","family":"Lacassagne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Falcou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claude","family":"Tadonki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samir","family":"Bouaziz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","unstructured":"12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2006), April 4-7. IEEE Computer Society, San Jose (2006)"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Bellens, P., Perez, J.M., Badia, R.M., Labarta, J.: Cellss: a programming model for the cell be architecture. In: Proceedings of the ACM\/IEEE Supercomputing Conference (2006)","DOI":"10.1109\/SC.2006.17"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Benthin, C., Wald, I., Scherbaum, M., Friedrich, H.: Ray tracing on the cell processor. In: IEEE Symposium on Interactive Ray Tracing (2006)","DOI":"10.1109\/RT.2006.280210"},{"issue":"1","key":"10_CR4","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1006\/jpdc.1995.1026","volume":"25","author":"M.A. Driscoll","year":"1995","unstructured":"Driscoll, M.A., Daasch, W.R.: Accurate predictions of parallel program execution time. J. Parallel Distrib. Comput.\u00a025(1), 16\u201330 (1995)","journal-title":"J. Parallel Distrib. Comput."},{"issue":"1","key":"10_CR5","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1147\/sj.451.0059","volume":"45","author":"A.E. Eichenberger","year":"2006","unstructured":"Eichenberger, A.E., O\u2019Brien, J.K., O\u2019Brien, K.M., Wu, P., Chen, T., Oden, P.H., Prener, D.A., Shepherd, J.C., So, B., Sura, Z., Wang, A., Zhang, T., Zhao, P., Gschwind, M.K., Archambault, R., Gao, Y., Koo, R.: Using advanced compiler technology to exploit the performance of the cell broadband engineTM architecture. IBM Syst. J.\u00a045(1), 59\u201384 (2006)","journal-title":"IBM Syst. J."},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Fatahalian, K., Knight, T.J., Houston, M.: Sequoia: Programming the memory hierarchy. In: Proceedings of the 2006 ACM\/IEEE Conference on Supercomputing (2006)","DOI":"10.1109\/SC.2006.55"},{"key":"10_CR7","unstructured":"Greene, J., Cooper., R.: A parallel 64k complex fft algorithm for the ibm\/sony\/toshiba cell broadband engine processor. In: Global Signal Processing Expo. (2005)"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Harris, C., Stephens, M.: A combined corner and edge detector. In: 4th ALVEY Vision Conference (1988)","DOI":"10.5244\/C.2.23"},{"key":"10_CR9","unstructured":"IBM. Cell Broadband Engine Programming Handbook. IBM, version 1.0 edn. (2006)"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Ramirez, X., Jimenez-Gonzalez, A., Martorell, D.: Performance analysis of cell broadband engine for high memory bandwidth applications. In: Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software (2007)","DOI":"10.1109\/ISPASS.2007.363751"},{"issue":"3","key":"10_CR11","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2006.49","volume":"26","author":"M. Kistler","year":"2006","unstructured":"Kistler, M., Perrone, M., Petrini, F.: Cell multiprocessor communication network: Built for Speed. IEEE Micro\u00a026(3), 10\u201323 (2006)","journal-title":"IEEE Micro"},{"key":"10_CR12","unstructured":"McCool, M.D.: Data-parallel programming on the cell be and the gpu using the rapidmind development platform. In: GSPx Multicore Applications Conference (2006)"},{"key":"#cr-split#-10_CR13.1","unstructured":"Moravec, H.: Obstacle avoidance and navigation in the real world by a seeing robot rover. In tech. report CMU-RI-TR-80-03, Robotics Institute, Carnegie Mellon University & doctoral dissertation, Stanford University (September 1980);"},{"key":"#cr-split#-10_CR13.2","unstructured":"Available as Stanford AIM-340, CS-80-813 and republished as a Carnegie Mellon University Robotics Institue Technical Report to increase availability"},{"issue":"1","key":"10_CR14","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1147\/sj.451.0085","volume":"45","author":"M. Ohara","year":"2006","unstructured":"Ohara, M., Inoue, H., Sohda, Y., Komatsu, H., Nakatani, T.: Mpi microtask for programming the cell broadband enginetm processor. IBM Syst. J.\u00a045(1), 85\u2013102 (2006)","journal-title":"IBM Syst. J."},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Petrini, F., Fossum, G., Fernandez, J., Varbanescu, A.L., Kistler, M., Perrone, M.: Multicore surprises: Lessons learned from optimizing sweep3d on the cell broadband engine. In: IEEE\/ACM International Parallel and Distributed Processing Symposium (March 2007)","DOI":"10.1109\/IPDPS.2007.370252"},{"issue":"1","key":"10_CR16","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/JSSC.2005.859896","volume":"41","author":"D.C. Pham","year":"2006","unstructured":"Pham, D.C., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey, P., Harvey, P.M., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, D.L., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., Yazawa, K.: Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE Journal of Solid-State Circuits\u00a041(1), 179\u2013196 (2006)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10_CR17","first-page":"9","volume-title":"MEDEA 2007: Proceedings of the 2007 Workshop on MEmory Performance","author":"T. Saidani","year":"2007","unstructured":"Saidani, T., Piskorski, S., Lacassagne, L., Bouaziz, S.: Parallelization schemes for memory optimization on the cell processor: a case study of image processing algorithm. In: MEDEA 2007: Proceedings of the 2007 Workshop on MEmory Performance, pp. 9\u201316. ACM, New York (2007)"},{"key":"10_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1007\/978-3-540-77560-7_13","volume-title":"High Performance Embedded Architectures and Compilers","author":"H. Servat","year":"2008","unstructured":"Servat, H., Gonz\u00e1lez-Alvarez, C., Aguilar, X., Cabrera-Benitez, D., Jim\u00e9nez-Gonz\u00e1lez, D.: Drug design issues on the cell BE. In: Stenstr\u00f6m, P., Dubois, M., Katevenis, M., Gupta, R., Ungerer, T. (eds.) HiPEAC 2007. LNCS, vol.\u00a04917, pp. 176\u2013190. Springer, Heidelberg (2008)"},{"key":"10_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1007\/978-3-540-77560-7_12","volume-title":"High Performance Embedded Architectures and Compilers","author":"H. Vandierendonck","year":"2008","unstructured":"Vandierendonck, H., Rul, S., Questier, M., De Bosschere, K.: Experiences with parallelizing a bio-informatics program on the cell BE. In: Stenstr\u00f6m, P., Dubois, M., Katevenis, M., Gupta, R., Ungerer, T. (eds.) HiPEAC 2007. LNCS, vol.\u00a04917, pp. 161\u2013175. Springer, Heidelberg (2008)"},{"issue":"3","key":"10_CR20","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1007\/s10766-007-0034-5","volume":"35","author":"S. Williams","year":"2007","unstructured":"Williams, S., Shalf, J., Oliker, L., Kamil, S., Husbands, P., Yelick, K.: Scientific computing kernels on the cell processor. Int. J. Parallel Program.\u00a035(3), 263\u2013298 (2007)","journal-title":"Int. J. Parallel Program."}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19448-1_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,8]],"date-time":"2019-06-08T15:34:21Z","timestamp":1560008061000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19448-1_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194474","9783642194481"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19448-1_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}