{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T23:10:07Z","timestamp":1740957007480,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":52,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194474"},{"type":"electronic","value":"9783642194481"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19448-1_15","type":"book-chapter","created":{"date-parts":[[2011,2,23]],"date-time":"2011-02-23T09:59:16Z","timestamp":1298455156000},"page":"275-299","source":"Crossref","is-referenced-by-count":0,"title":["Software-Level Instruction-Cache Leakage Reduction Using Value-Dependence of SRAM Leakage in Nanometer Technologies"],"prefix":"10.1007","author":[{"given":"Maziar","family":"Goudarzi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Noori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","volume-title":"Low-Power Electronics Design","author":"V.G. Moshnyaga","year":"2005","unstructured":"Moshnyaga, V.G., Inoue, K.: Low-Power Cache Design. In: Piguet, C. (ed.) Low-Power Electronics Design. CRC Press, Boca Raton (2005)"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Roy, K., et al: Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits. Proc. IEEE (2003)","DOI":"10.1109\/JPROC.2002.808156"},{"key":"15_CR3","volume-title":"Fundamentals of Modern VLSI Devices","author":"Y. Taur","year":"1998","unstructured":"Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University Press, Cambridge (1998)"},{"key":"15_CR4","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/4.848210","volume":"35","author":"J.T. Kao","year":"2000","unstructured":"Kao, J.T., Chandrakasan, A.P.: Dual-Threshold Voltage Techniques for Low-Power Digital Circuits. IEEE Journal of Solid State Circuits\u00a035, 1009\u20131018 (2000)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"15_CR5","doi-asserted-by":"publisher","first-page":"373","DOI":"10.1007\/0-306-48139-1_13","volume-title":"Power Aware Design Methodologies","author":"F. Fallah","year":"2002","unstructured":"Fallah, F., Pedram, M.: Circuit and System Level Power Management. In: Pedram, M., Rabaey, J. (eds.) Power Aware Design Methodologies, pp. 373\u2013412. Kluwer Academic Pub., Dordrecht (2002)"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"De, V., Borkar, S.: Low Power and High Performance Design Challenge in Future Technologies. In: Proc. Great Lake Symposium on VLSI (2000)","DOI":"10.1145\/330855.330929"},{"key":"15_CR7","unstructured":"Kuroda, T., Fujita, T., Hatori, F., Sakurai, T.: Variable Threshold-Voltage CMOS Technology. IEICE Trans. on Fundamentals of Elec., Comm. and Comp. Sciences\u00a0E83-C (2000)"},{"key":"15_CR8","unstructured":"Albonesi, D.: Selective Cache Ways: On-Demand Cache Resource Allocation. In: Proc. Int\u2019l Symposium on Microarchitecture (1999)"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Powell, M.D., et al.: Gated-Vdd: A Circuit Technique to Reduce Leakage in Cache Memories. In: Int\u2019l Symposium on Low Power Electronics and Design (2000)","DOI":"10.1145\/344166.344526"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In: Proc. Int\u2019l Symposium on Computer Architecture, pp. 240\u2013251 (2001)","DOI":"10.1145\/384285.379268"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Flautner, K., et al.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Proc. Int\u2019l Symposium on Computer Architecture (2002)","DOI":"10.1145\/545214.545232"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Meng, K., Joseph, R.: Process Variation Aware Cache Leakage Management. In: Proc. Int\u2019l Symposium on Low Power Electronics and Design (2006)","DOI":"10.1145\/1165573.1165636"},{"key":"15_CR13","unstructured":"Steinke, S., Wehmeyer, L., Lee, B.S., Marwedel, P.: Assigning Program and Data Objects to Scratchpad for Energy Reduction. In: Proc. of Design Automation and Test in Europe (2002)"},{"issue":"10","key":"15_CR14","doi-asserted-by":"publisher","first-page":"2035","DOI":"10.1109\/TCAD.2005.859523","volume":"25","author":"M. Verma","year":"2006","unstructured":"Verma, M., Wehmeyer, L., Marwedel, P.: Cache-Aware Scratchpad-Allocation Algorithms for Energy-Constrained Embedded Systems. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a025(10), 2035\u20132051 (2006)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Tomiyama, H., Yasuura, H.: Code Placement Techniques for Cache Miss Rate Reduction. ACM Trans. on Design Automation of Electronic Systems (ToDAES)\u00a02(4) (1997)","DOI":"10.1145\/268424.268469"},{"key":"15_CR16","unstructured":"Tomiyama, H., Ishihara, T., Inoue, A., Yasuura, H.: Instruction Scheduling for Power Reduction in Processor-Based System Design. In: Proc. of Design Automation and Test in Europe (1998)"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Panda, P.R., Catthoor, F., Dutt, N.D., Danckaert, K., Brockmeyer, E., Kulkarni, C., Vandercappelle, A., Kjeldsberg, P.G.: Data and Memory Optimization Techniques for Embedded Systems. ACM Trans. on Design Automation of Electronic Systems (ToDAES)\u00a06(2) (2001)","DOI":"10.1145\/375977.375978"},{"issue":"3","key":"15_CR18","doi-asserted-by":"publisher","first-page":"652","DOI":"10.1145\/1086519.1086529","volume":"4","author":"W. Zhang","year":"2005","unstructured":"Zhang, W., Kandemir, M., Karakoy, M., Chen, G.: Reducing Data Cache Leakage Energy Using a Compiler-Based Approach. ACM Trans. Embedded Computing Systems\u00a04(3), 652\u2013678 (2005)","journal-title":"ACM Trans. Embedded Computing Systems"},{"key":"15_CR19","doi-asserted-by":"crossref","unstructured":"Huang, P.K., Ghiasi, S.: Leakage-Aware Intraprogram Voltage Scaling for Embedded Processors. In: Proc. Design Automation Conference, pp. 364\u2013369 (2006)","DOI":"10.1145\/1146909.1147003"},{"key":"15_CR20","doi-asserted-by":"crossref","unstructured":"Chang, J.M., Pedram, M.: Register Allocation and Binding for Low Power. In: Proc. Design Automation Conference (1995)","DOI":"10.1145\/217474.217502"},{"key":"15_CR21","doi-asserted-by":"crossref","unstructured":"Gebotys, C.H.: Low Energy Memory and Register Allocation Using Network Flow. In: Proc. Design Automation Conference (1997)","DOI":"10.1145\/266021.266192"},{"issue":"2","key":"15_CR22","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/TVLSI.2003.821546","volume":"12","author":"A. Abdollahi","year":"2004","unstructured":"Abdollahi, A., Fallah, F., Pedram, M.: Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control. IEEE Trans. VLSI\u00a012(2), 140\u2013154 (2004)","journal-title":"IEEE Trans. VLSI"},{"issue":"4","key":"15_CR23","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1109\/TVLSI.2003.816139","volume":"11","author":"N. Azizi","year":"2003","unstructured":"Azizi, N., Najm, F.N., Moshovos, A.: Low-Leakage Asymmetric-Cell SRAM. IEEE Trans. VLSI\u00a011(4), 701\u2013715 (2003)","journal-title":"IEEE Trans. VLSI"},{"issue":"7","key":"15_CR24","doi-asserted-by":"publisher","first-page":"877","DOI":"10.1109\/TVLSI.2005.850127","volume":"13","author":"A. Moshovos","year":"2005","unstructured":"Moshovos, A., Falsafi, B., Najm, F.N., Azizi, N.: A Case for Asymmetric-Cell Cache Memories. IEEE Trans. VLSI\u00a013(7), 877\u2013881 (2005)","journal-title":"IEEE Trans. VLSI"},{"key":"15_CR25","volume-title":"Low-Power Electronics Design","author":"L. Clark","year":"2005","unstructured":"Clark, L., De, V.: Techniques for Power and Process Variation Minimization. In: Piguet, C. (ed.) Low-Power Electronics Design. CRC Press, Boca Raton (2005)"},{"key":"15_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1007\/978-3-540-77560-7_16","volume-title":"High Performance Embedded Architectures and Compilers","author":"M. Goudarzi","year":"2008","unstructured":"Goudarzi, M., Ishihara, T., Noori, H.: Variation-Aware Software Techniques for Cache Leakage Reduction using Value-Dependence of SRAM Leakage due to Within-Die Process Variation. In: Stenstr\u00f6m, P., Dubois, M., Katevenis, M., Gupta, R., Ungerer, T. (eds.) HiPEAC 2007. LNCS, vol.\u00a04917, pp. 224\u2013239. Springer, Heidelberg (2008)"},{"key":"15_CR27","unstructured":"M32R family of 32-bit RISC microcomputers, http:\/\/www.renesas.com"},{"key":"15_CR28","unstructured":"CACTI integrated cache access time, cycle time, area, leakage, and dynamic power model, HP Labs, http:\/\/www.hpl.hp.com\/personal\/Norman_Jouppi\/cacti4.html and http:\/\/quid.hpl.hp.com:9082\/cacti\/"},{"key":"15_CR29","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Paul, B.C., Mahmoodi, H., Datta, A., Roy, K.: A Process-Tolerant Cache Architecture for Improved Yield in Nanoscale Technologies. IEEE Trans. VLSI\u00a013(1) (2005)","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"15_CR30","doi-asserted-by":"crossref","unstructured":"Luo, J., Sinha, S., Su, Q., Kawa, J., Chiang, C.: An IC Manufacturing Yield Model Considering Intra-Die Variations. In: Proc. of Design Automation Conference, pp. 749\u2013754 (2006)","DOI":"10.1145\/1146909.1147100"},{"key":"15_CR31","doi-asserted-by":"crossref","unstructured":"Agarwal, K., Nassif, S.: Statistical Analysis of SRAM Cell Stability. In: Proc. Design Automation Conference (2006)","DOI":"10.1109\/DAC.2006.229176"},{"key":"15_CR32","unstructured":"Toyoda, E.: DFM: Device & Circuit Design Challenges. In: Proc. Int\u2019l Forum on Semiconductor Technology (2004)"},{"key":"15_CR33","unstructured":"International Technology Roadmap for Semiconductors\u2014Design (2006) (update), http:\/\/www.itrs.net\/Links\/2006Update\/2006UpdateFinal.htm"},{"key":"15_CR34","unstructured":"Hill, S.: The ARM 10 Family of Embedded Advanced Microprocessor Cores. In: Proc. HOT-Chips (2001)"},{"issue":"2","key":"15_CR35","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/40.671401","volume":"18","author":"K. Suzuki","year":"1998","unstructured":"Suzuki, K., Arai, T., Kouhei, N., Kuroda, I.: V830R\/AV: Embedded Multimedia Superscalar RISC Processor. IEEE Micro\u00a018(2), 36\u201347 (1998)","journal-title":"IEEE Micro"},{"key":"15_CR36","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6706-3","volume-title":"Testing Static Random Access Memories: Defects, Fault Models and Test Patterns","author":"S. Hamdioui","year":"2004","unstructured":"Hamdioui, S.: Testing Static Random Access Memories: Defects, Fault Models and Test Patterns. Kluwer Academic Publishers, Dordrecht (2004)"},{"key":"15_CR37","doi-asserted-by":"crossref","unstructured":"Thibeault, C.: On the Comparison of Delta IDDQ and IDDQ Testing. In: Proc. VLSI Test Symposium, pp. 143\u2013150 (1999)","DOI":"10.1109\/VTEST.1999.766658"},{"key":"15_CR38","unstructured":"DSM-8104 ammeter, http:\/\/www.nihonkaikeisoku.co.jp\/densi\/toadkk_zetuenteikou_dsm8104.htm"},{"key":"15_CR39","doi-asserted-by":"crossref","unstructured":"Ferre, A., Isern, E., Rius, J., Rodriguez-Montanes, R., Figueras, J.: IDDQ Testing: State of the Art and Future Trends. Integration, the VLSI Journal\u00a026(167-196) (1998)","DOI":"10.1016\/S0167-9260(98)00027-3"},{"key":"15_CR40","doi-asserted-by":"crossref","unstructured":"Wallquist, K.M., Righter, A.W., Hawkins, C.F.: A General Purpose IDDQ Measurement Circuit. In: Proc. Int\u2019l Test Conference, pp. 642\u2013651 (1993)","DOI":"10.1109\/TEST.1993.470639"},{"key":"15_CR41","doi-asserted-by":"crossref","unstructured":"Wallquist, K.M.: On the Effect of ISSQ Testing in Reducing Early Failure Rate. In: Proc. Int\u2019l Test Conference, pp. 910\u2013914 (1995)","DOI":"10.1109\/TEST.1995.529924"},{"key":"15_CR42","volume-title":"Essentials of Electronic Testing, for Digital, Memory and Mixed-Signal VLSI Circuits","author":"M.L. Bushnell","year":"2000","unstructured":"Bushnell, M.L., Agrawal, V.D.: Essentials of Electronic Testing, for Digital, Memory and Mixed-Signal VLSI Circuits. Kluwer Academic Publishers, Dordrecht (2000)"},{"key":"15_CR43","doi-asserted-by":"crossref","unstructured":"Kanda, K., Duc Minh, N., Kawaguchi, H., Sakurai, T.: Abnormal Leakage Suppression (ALS) Scheme for Low Standby Current SRAMs. In: Proc. IEEE Int\u2019l Solid-State Circuits Conference, pp. 174\u2013176 (2001)","DOI":"10.1109\/ISSCC.2001.912592"},{"key":"15_CR44","doi-asserted-by":"crossref","unstructured":"Feltham, D.B.I., Nigh, P.J., Carley, L.R., Maly, W.: Current Sensing for Built-In Testing of CMOS Circuits. In: Proc. Int\u2019l Conference on Computer Design, pp. 454\u2013457 (1988)","DOI":"10.1109\/ICCD.1988.25742"},{"key":"15_CR45","unstructured":"Stopjakova, V., Manhaeve, H.: CCII+ Current Conveyor Based BIC Monitor for IDDQ Testing of Complex CMOS Circuits. In: Proc. European Design and Test Conference (1997)"},{"issue":"1","key":"15_CR46","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/4.179205","volume":"28","author":"T.L. Shen","year":"1993","unstructured":"Shen, T.L., Daly, J.C., Lo, J.C.: 2-ns Detecting Time, 2-\u03bcm CMOS Built-In Current Sensing Circuit. IEEE Journal of Solid-State Circuits\u00a028(1), 72\u201377 (1993)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"15_CR47","doi-asserted-by":"crossref","unstructured":"Antonioli, Y., et al.: 100 MHz IDDQ Sensor with 1\u03bcA Resolution for BIST Applications. In: Proc. IEEE Intl. Workshop on IDDQ Testing, pp. 64\u201368 (1998)","DOI":"10.1109\/IDDQ.1998.730767"},{"issue":"9","key":"15_CR48","doi-asserted-by":"publisher","first-page":"1900","DOI":"10.1109\/TCSI.2007.904653","volume":"54","author":"J. Liobe","year":"2007","unstructured":"Liobe, J., Margala, M.: Novel Process and Temperature-Stable IDD Sensor for the BIST Design of Embedded Digital, Analog, and Mixed-Signal Circuits. IEEE Trans. Circuits and Systems\u00a054(9), 1900\u20131915 (2007)","journal-title":"IEEE Trans. Circuits and Systems"},{"key":"15_CR49","unstructured":"Marinissen, E.J., Prince, B., Keitel-Schulz, D., Zorian, Y.: Challenges in Embedded Memory Design and Test. In: Proc. Design Automation and Test in Europe (2005)"},{"key":"15_CR50","doi-asserted-by":"crossref","unstructured":"Ghosh, S., Mukhopadhyay, S., Kim, K., Roy, K.: Self-Calibration Technique for Reduction of Hold Failures in Low-Power Nano-Scaled SRAM. In: Proc. Design Automation Conference (2006)","DOI":"10.1109\/DAC.2006.229421"},{"key":"15_CR51","unstructured":"MiBench (ver. 1.0), http:\/\/www.eecs.umich.edu\/mibench\/"},{"key":"15_CR52","unstructured":"MediaBench, http:\/\/cares.icsl.ucla.edu\/MediaBench"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19448-1_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T22:47:14Z","timestamp":1740955634000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19448-1_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194474","9783642194481"],"references-count":52,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19448-1_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}