{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T23:10:11Z","timestamp":1740957011744,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194474"},{"type":"electronic","value":"9783642194481"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19448-1_6","type":"book-chapter","created":{"date-parts":[[2011,2,23]],"date-time":"2011-02-23T09:59:16Z","timestamp":1298455156000},"page":"93-114","source":"Crossref","is-referenced-by-count":3,"title":["Exploring the Architecture of a Stream Register-Based Snoop Filter"],"prefix":"10.1007","author":[{"given":"Matthias","family":"Blumrich","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentina","family":"Salapura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Gara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","first-page":"333","volume-title":"Proceedings of the 35th Annual International Symposium on Microarchitecture","author":"V. Srinivasan","year":"2002","unstructured":"Srinivasan, V., Brooks, D., Gschwind, M., Bose, P., Zyuban, V., Strenski, P., Emma, P.: Optimizing pipelines for power and performance. In: Proceedings of the 35th Annual International Symposium on Microarchitecture, pp. 333\u2013344. ACM\/IEEE, Istanbul\/Turkey (2002)"},{"key":"6_CR2","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1145\/1062261.1062262","volume-title":"Proceedings of the 2nd International Conference on Computing Frontiers","author":"V. Salapura","year":"2005","unstructured":"Salapura, V., et al.: Power and performance optimization at the system level. In: Proceedings of the 2nd International Conference on Computing Frontiers, pp. 125\u2013132. ACM, Ischia (2005)"},{"issue":"9","key":"6_CR3","doi-asserted-by":"publisher","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R. Gonzalez","year":"1996","unstructured":"Gonzalez, R., Horowitz, M.: Energy dissipation in general purpose microprocessors. IEEE Journal of Solid State Circuits\u00a031(9), 1277\u20131284 (1996)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Dennard, R., Gaensslen, F., Yu, H.-N., Rideout, V., Bassous, E., LeBlanc, A.: Design of ion-implanted MOSFETs with very small physical dimensions. IEEE Journal of Solid-State Circuits, 256\u2013268 (1974)","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"IBM Blue Gene Team: Overview of the IBM Blue Gene\/P project. IBM Journal of Research and Development\u00a052(1\/2) (January 2008)","DOI":"10.1147\/rd.521.0199"},{"key":"6_CR6","unstructured":"Intel, Intel quad-core technology, http:\/\/www.intel.com\/technology\/quadcore"},{"issue":"2","key":"6_CR7","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2006.41","volume":"26","author":"M. Gschwind","year":"2006","unstructured":"Gschwind, M., Hofstee, H.P., Flachs, B., Hopkins, M., Watanabe, Y., Yamazaki, T.: Synergistic processing in Cell\u2019s multicore architecture. IEEE Micro\u00a026(2), 10\u201324 (2006)","journal-title":"IEEE Micro"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Bright, A.A., Ellavsky, M.R., Gara, A., Haring, R.A., Kopcsay, G.V., Lembach, R.F., Marcella, J.A., Ohmacht, M., Salapura, V.: Creating the Blue Gene\/L supercomputer from low power SoC ASICs. In: 2005 IEEE International Solid-State Circuits Conference on Digest of Technical Papers, pp. 188\u2013189 (2005)","DOI":"10.1109\/ISSCC.2005.1493932"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Moshovos, A., Memik, G., Falsafi, B., Choudhary, A.N.: JETTY: Filtering snoops for reduced energy consumption in SMP servers. In: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, pp. 85\u201396 (2001)","DOI":"10.1109\/HPCA.2001.903254"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Briggs, F., Chittor, S., Cheng, K.: Micro-architecture techniques in the Intel E8870 scalable memory controller. In: Proceedings of the 3rd Workshop on Memory Performance Issues, pp. 30\u201336 (June 2004)","DOI":"10.1145\/1054943.1054948"},{"key":"6_CR11","unstructured":"Kant, K.: Estimation of invalidation and writeback rates in multiple processor systems, http:\/\/kkant.gamerspace.net\/papers\/inval.pdf"},{"issue":"5","key":"6_CR12","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/40.877950","volume":"20","author":"F. Aono","year":"2000","unstructured":"Aono, F., Kimura, M.: The Azusa 16-way Itanium server. IEEE Micro\u00a020(5), 54\u201360 (2000)","journal-title":"IEEE Micro"},{"issue":"2","key":"6_CR13","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2003.1196116","volume":"23","author":"C.N. Keltcher","year":"2003","unstructured":"Keltcher, C.N., McGrath, K.J., Ahmed, A., Conway, P.: The AMD opteron processor for multiprocessor servers. IEEE Micro\u00a023(2), 66\u201376 (2003)","journal-title":"IEEE Micro"},{"key":"6_CR14","unstructured":"Chinthamani, S., Iyer, R.: Design and evaluation of snoop filters for web servers. In: Proceedings of the 2004 Symposium on Performance Evaluation of Computer Telecommunication Systems (July 2004)"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Ekman, S., Dahlgren, F., Stenstrom, P.: TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors. In: Proceedings of the 2002 International Symposium on Low Power Electronics and Design, pp. 243\u2013246 (August 2002)","DOI":"10.1145\/566408.566471"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Moshovos, A.: Regionscout: Exploiting coarse grain sharing in snoop-based coherence. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture, pp. 234\u2013245 (June 2005)","DOI":"10.1145\/1080695.1069990"},{"key":"6_CR17","unstructured":"Saldanha, C., Lipasti, M.: Power efficient cache coherence. In: Proceedings of the Workshop on Memory Performance Issues (June 2001)"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Salapura, V., Blumrich, M., Gara, A.: Design and implementation of the Blue Gene\/P snoop filter. In: Proceedings of the 14th International Symposium on High-Performance Computer Architecture, pp. 5\u201314 (February 2008)","DOI":"10.1109\/HPCA.2008.4658623"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Salapura, V., Blumrich, M., Gara, A.: Improving the accuracy of snoop filtering using stream registers. In: Proceedings of the 8th MEDEA Workshop, pp. 25\u201332 (September 2007)","DOI":"10.1145\/1327171.1327174"},{"key":"6_CR20","first-page":"24","volume-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture","author":"S. Woo","year":"1995","unstructured":"Woo, S., Ohara, M., Torrie, E., Singh, J., Gupta, A.: The SPLASH-2 programs: Characterization and methodological considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 24\u201336. ACM, New York (1995)"},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"Nguyen, A.-T., Michael, M., Sharma, A., Torrellas, J.: The Augmint multiprocessor simulation toolkit for Intel x86 architectures. In: Proceedings of 1996 International Conference on Computer Design, pp. 486\u2013490 (October 1996)","DOI":"10.1109\/ICCD.1996.563597"},{"key":"6_CR22","unstructured":"IBM, IBM PowerPC 440 product brief (July 2006), http:\/\/www-306.ibm.com\/chips\/techlib\/techlib.nsf\/products\/PowerPC_440_Embedded_Core"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19448-1_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T22:47:09Z","timestamp":1740955629000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19448-1_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194474","9783642194481"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19448-1_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}