{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T23:10:08Z","timestamp":1740957008604,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194474"},{"type":"electronic","value":"9783642194481"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19448-1_7","type":"book-chapter","created":{"date-parts":[[2011,2,23]],"date-time":"2011-02-23T09:59:16Z","timestamp":1298455156000},"page":"115-134","source":"Crossref","is-referenced-by-count":3,"title":["CROB: Implementing a Large Instruction Window through Compression"],"prefix":"10.1007","author":[{"given":"Fernando","family":"Latorre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Grigorios","family":"Magklis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Chaparro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"5","key":"7_CR1","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/12.4607","volume":"37","author":"J. Smith","year":"1988","unstructured":"Smith, J., Pleszkun, A.R.: Implementing precise interrupts in pipelined processors. IEEE Transactions on Computers\u00a037(5), 562\u2013573 (1988)","journal-title":"IEEE Transactions on Computers"},{"key":"7_CR2","unstructured":"Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., Roussel, P.: The Microarchitecture of the Pentium\u00ae 4 Processor. Intel Technology Journal (February 2001)"},{"key":"7_CR3","unstructured":"Martinez, J.F., Renau, J., Huang, M.C., Prvulovic, M., Cherry, T.J.: Checkpointed Early Recycling in Out-of-order Microprocessors. In: Proceedings of International Symposium on Microarchitecture (November 2002)"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Akkary, H., Rajwar, R., Srinivasan, S.T.: Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors. In: Proceedings of International Symposium on Microarchitecture, pp. 423\u2013434 (December 2003)","DOI":"10.1109\/MICRO.2003.1253246"},{"issue":"4","key":"7_CR5","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1145\/1044823.1044825","volume":"1","author":"A. Cristal","year":"2004","unstructured":"Cristal, A., Santana, O., Valero, M.: Toward Kilo-instruction Processors. ACM Transactions on Architecture and Code Optimization\u00a01(4), 389\u2013417 (2004)","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"7_CR6","unstructured":"Canal, R., Parcerisa, J.M., Gonz\u00e1lez, A.: Dynamic Cluster Assignment Mechanisms. In: Proceedings of International Symposium on High Performance Computer Architectures (2000)"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Dwarkadas, S., Albonesi, D.: Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors. In: Proceedings of the Annual International Symposium on Computer Architecture (June 2003)","DOI":"10.1145\/859618.859650"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Baniasadi, A., Moshovos, A.: Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Schedule, Superscalar Processors. In: Proceedings of International Symposium on Microarchitecture (December 2000)","DOI":"10.1145\/360128.360165"},{"key":"7_CR9","unstructured":"Aggarwal, A., Franklin, M.: An Empirical Study of the Scalability Aspects of Instruction Distribution Algorithms for Clustered Processors. In: Proceedings of ISPASS (2001)"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Palacharla, S., Jouppi, N.P., Smith, J.E.: Complexity-effective Superscalar Processors. In: Proceedings of the Annual International Symposium on Computer Architecture, pp. 210\u2013218 (June 1997)","DOI":"10.1145\/384286.264201"},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Brown, M.D., Stark, J., Patt, Y.N.: Select-free instruction scheduling logic. In: Proceedings of International Symposium on Microarchitecture, pp. 204\u2013213 (December 2001)","DOI":"10.1109\/MICRO.2001.991119"},{"key":"7_CR12","unstructured":"Buyuktosunoglu, A., Bose, P., Cook, P.W., Schuster, S.E.: Tradeoffs in Power-Efficient Issue Queue Design. In: Proceedings of International Conference on Parallel Architectures and Compilation Techniques (November 2000)"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"Folegnani, D., Gonzalez, A.: Energy-Effective Issue Logic. In: Proceedings ACM\/IEEE 27th Intl. Symposium Computer Architecture, pp. 230\u2013239 (June 2001)","DOI":"10.1145\/384285.379266"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Fields, B., Rubin, S., Bodik, R.: Focusing Processor Policies via Critical-Path Prediction. In: Proceedings 28th annual Intl. Symposium on Computer Architecture, pp. 74\u201385 (2001)","DOI":"10.1145\/384285.379253"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Lebeck, R., Li, T., Rotenberg, E., Koppanalil, J., Patwardhan, J.: A Large, Fast Instruction Window for Tolerating Cache Misses. In: Proceedings ACM\/IEEE 29th Intl. Symposium on Computer Architecture, pp. 59\u201370 (June 2002)","DOI":"10.1145\/545214.545223"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Ponomarev, D., Kucuk, G., Ghose, K.: Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources. In: Proceedings 34th ACM\/IEEE International Symposium on Microarchitecture, pp. 90\u2013101 (2001)","DOI":"10.1109\/MICRO.2001.991108"},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Capitanio, A., Dutt, N., Nicolau, A.: Partitioned Register Files for VLIWs: A Preliminary Analysis of Trade-offs. In: Proceedings of the International Symposium on Microarchitecture, pp. 292\u2013300 (December 1992)","DOI":"10.1145\/144965.145839"},{"key":"7_CR18","doi-asserted-by":"crossref","unstructured":"Wallace, S., Bagherzadeh, N.: A Scalable Register File Architecture for Dynamically Scheduled Processors. In: Proceedings of International Conference on Parallel Architectures and Compilation Techniques, pp. 179\u2013184 (1996)","DOI":"10.1109\/PACT.1996.552666"},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"Gonzalez, A., Gonzalez, J., Valero, M.: Virtual-Physical Registers. In: Proceedings of International Symposium on High-Performance Computer Architectures, pp. 175\u2013184 (February 1998)","DOI":"10.1109\/HPCA.1998.650557"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Cruz, J.-L., Gonzalez, A., Valero, M., Topham, N.: Multiple-Banked Register File Architectures. In: Proceedings of International Symposium on Computer Architecture, pp. 316\u2013325 (June 2000)","DOI":"10.1145\/342001.339708"},{"key":"7_CR21","unstructured":"Shivakumar, P., Jouppi, N.P.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Research Report 2001\/2 (August 2001)"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Ergin, O., Balkan, D., Ponomarev, D., Ghose, K.: Increasing Processor Performance Through Early Register Release. In: Proceedings of 22nd International Conference on Computer Design, pp. 480\u2013487 (October 2004)","DOI":"10.1109\/ICCD.2004.1347965"},{"key":"7_CR23","unstructured":"http:\/\/www-03.ibm.com\/servers\/eserver\/pseries\/hardware\/whitepapers\/power4.html"},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"Raasch, S.E., Binkert, N.L., Reinhardt, S.K.: A Scalable Instruction Queue Design Using Dependence Chains. In: Proceedings of 29th Annual Int\u2019l Symp. on Computer Architecture, pp. 318\u2013329 (May 2002)","DOI":"10.1145\/545214.545251"},{"key":"7_CR25","doi-asserted-by":"crossref","unstructured":"Moshovos, A.: Checkpointing Alternatives for High Performance, Power-AwareProcessors. In: Proceedings of the IEEE Intl\u2019 Symposium on Low Power Electronic Devices and Design (August 2003)","DOI":"10.1145\/871582.871585"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19448-1_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T22:47:07Z","timestamp":1740955627000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19448-1_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194474","9783642194481"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19448-1_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}