{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:17:39Z","timestamp":1725578259224},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194474"},{"type":"electronic","value":"9783642194481"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19448-1_9","type":"book-chapter","created":{"date-parts":[[2011,2,23]],"date-time":"2011-02-23T04:59:16Z","timestamp":1298437156000},"page":"154-173","source":"Crossref","is-referenced-by-count":10,"title":["A Multithreaded Multicore System for Embedded Media Processing"],"prefix":"10.1007","author":[{"given":"Jan","family":"Hoogerbrugge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrei","family":"Terechko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/MICRO.2005.35","volume-title":"MICRO 38: Proceedings of the 38th annual IEEE\/ACM International Symposium on Microarchitecture","author":"J.W. Waerdt van de","year":"2005","unstructured":"van de Waerdt, J.W., Vassiliadis, S., Das, S., Mirolo, S., Yen, C., Zhong, B., Basto, C., van Itegem, J.P., Amirtharaj, D., Kalra, K., Rodriguez, P., van Antwerpen, H.: The TM3270 Media-Processor. In: MICRO 38: Proceedings of the 38th annual IEEE\/ACM International Symposium on Microarchitecture, Washington, DC, USA, pp. 331\u2013342. IEEE Computer Society, Los Alamitos (2005)"},{"issue":"1","key":"9_CR2","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1145\/641865.641867","volume":"35","author":"T. Ungerer","year":"2003","unstructured":"Ungerer, T., Robi\u010d, B., \u0160ilc, J.: A Survey of Processors with Explicit Multithreading. ACM Comput. Surv.\u00a035(1), 29\u201363 (2003)","journal-title":"ACM Comput. Surv."},{"key":"9_CR3","first-page":"392","volume-title":"ISCA 1995: Proceedings of the 22nd Annual International Symposium on Computer Architecture","author":"D.M. Tullsen","year":"1995","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous Multithreading: Maximizing On-chip Parallelism. In: ISCA 1995: Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 392\u2013403. ACM Press, New York (1995)"},{"key":"9_CR4","first-page":"202","volume-title":"ISCA 1992: Proceedings of the 19th Annual International Symposium on Computer Architecture","author":"S.W. Keckler","year":"1992","unstructured":"Keckler, S.W., Dally, W.J.: Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism. In: ISCA 1992: Proceedings of the 19th Annual International Symposium on Computer Architecture, pp. 202\u2013213. ACM Press, New York (1992)"},{"key":"9_CR5","series-title":"Lecture Notes in Computer Science","first-page":"1520","volume-title":"High Performance Computing - HiPC 2001","author":"E. \u00d6zer","year":"2001","unstructured":"\u00d6zer, E., Conte, T.M., Sharma, S.: Weld: A Multithreading Technique Towards Latency-Tolerant VLIW Processors. In: Monien, B., Prasanna, V.K., Vajapeyam, S. (eds.) HiPC 2001. LNCS, vol.\u00a02228, pp. 1520\u20136149. Springer, Heidelberg (2001)"},{"key":"9_CR6","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1145\/70082.68207","volume-title":"ASPLOS-III: Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems","author":"N.P. Jouppi","year":"1989","unstructured":"Jouppi, N.P., Wall, D.W.: Available Instruction-level Parallelism for Superscalar and Superpipelined Machines. In: ASPLOS-III: Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 272\u2013282. ACM Press, New York (1989)"},{"key":"9_CR7","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1145\/1250662.1250683","volume-title":"ISCA 2007: Proceedings of the 34th Annual International Symposium on Computer Architecture","author":"S. Kumar","year":"2007","unstructured":"Kumar, S., Hughes, C.J., Nguyen, A.: Carbon: Architectural Support for Fine-grained Parallelism on Chip Multiprocessors. In: ISCA 2007: Proceedings of the 34th Annual International Symposium on Computer Architecture, pp. 162\u2013173. ACM Press, New York (2007)"},{"key":"9_CR8","first-page":"207","volume-title":"PPOPP 1995: Proceedings of the fifth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","author":"R.D. Blumofe","year":"1995","unstructured":"Blumofe, R.D., Joerg, C.F., Kuszmaul, B.C., Leiserson, C.E., Randall, K.H., Zhou, Y.: Cilk: An Efficient Multithreaded Runtime System. In: PPOPP 1995: Proceedings of the fifth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 207\u2013216. ACM Press, New York (1995)"},{"issue":"7","key":"9_CR9","doi-asserted-by":"publisher","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","volume":"13","author":"T. Wiegand","year":"2003","unstructured":"Wiegand, T., Sullivan, G.J., Bjntegaard, G., Luthra, A.: Overview of the H.264\/AVC Video Coding Standard. IEEE Trans. Circuits Syst. Video Techn.\u00a013(7), 560\u2013576 (2003)","journal-title":"IEEE Trans. Circuits Syst. Video Techn."},{"key":"9_CR10","doi-asserted-by":"publisher","DOI":"10.1002\/0470869615","volume-title":"H.264 and MPEG-4 Video Compresson","author":"I.E. Richardson","year":"2003","unstructured":"Richardson, I.E.: H.264 and MPEG-4 Video Compresson. John Wiley and Sons, Chichester (2003)"},{"unstructured":"Sci-Worx: MSVD-HD, Multi-Standard High Definition Video Decoder (2006), www.sci-worx.com","key":"9_CR11"},{"doi-asserted-by":"crossref","unstructured":"Chen, J.W., Lin, Y.L.: A High-Performance Hardwired CABAC Decoder. In: IEEE International Conference on Acoustics, Speech and Signal Processing, Santa Clara, California, United States, pp. 1520\u20136149 (2007)","key":"9_CR12","DOI":"10.1109\/ICASSP.2007.366166"},{"doi-asserted-by":"crossref","unstructured":"van der Tol, E.B., Jaspers, E.G., Gelderblom, R.H.: Mapping of H.264 Decoding on a Multiprocessor Architecture. In: Image and Video Communications and Processing, Santa Clara, California, United States, pp. 707\u2013718 (2003)","key":"9_CR13","DOI":"10.1117\/12.476234"},{"doi-asserted-by":"crossref","unstructured":"van de Waerdt, J.W., Vassiliadis, S., van Itegem, J.P., van Antwerpen, H.: The TM3270 Media-Processor Data Cache. In: Proceedings of the IEEE International Conference on Computer Design, pp. 334\u2013341 (2005)","key":"9_CR14","DOI":"10.1109\/ICCD.2005.107"},{"issue":"6","key":"9_CR15","doi-asserted-by":"publisher","first-page":"885","DOI":"10.1147\/rd.446.0885","volume":"44","author":"J. Borkenhagen","year":"2000","unstructured":"Borkenhagen, J., Eickemeyer, R., Kala, R., Kunkel, S.: A Multithreaded PowerPC Processor for Commercial Servers. IBM Journal of Research Development\u00a044(6), 885\u2013898 (2000)","journal-title":"IBM Journal of Research Development"},{"key":"9_CR16","first-page":"24","volume-title":"ISCA 1995: Proceedings of the 22nd Annual International Symposium on Computer Architecture","author":"S.C. Woo","year":"1995","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: ISCA 1995: Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 24\u201336. ACM Press, New York (1995)"},{"doi-asserted-by":"crossref","unstructured":"Zuberek, W.M.: Performance Analysis of Enhanced Fine-Grain Multithreaded Distributed-Memory Systems. In: Proc. IEEE Conference on Systems, Man, and Cybernetics, Tucson, Arizona, United States, pp. 1101\u20131106 (2001)","key":"9_CR17","DOI":"10.1109\/ICSMC.2001.973067"},{"key":"9_CR18","first-page":"183","volume-title":"MICRO 37: Proceedings of the 37th annual IEEE\/ACM International Symposium on Microarchitecture","author":"E. Tune","year":"2004","unstructured":"Tune, E., Kumar, R., Tullsen, D.M., Calder, B.: Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy. In: MICRO 37: Proceedings of the 37th annual IEEE\/ACM International Symposium on Microarchitecture, Washington, DC, USA, pp. 183\u2013194. IEEE Computer Society, Los Alamitos (2004)"},{"issue":"2-3","key":"9_CR19","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1007\/s11265-006-7267-1","volume":"43","author":"M. Schulte","year":"2006","unstructured":"Schulte, M., Glossner, J., Jinturkar, S., Moudgill, M., Mamidi, S., Vassiliadis, S.: A Low-Power Multithreaded Processor for Software Defined Radio. J. VLSI Signal Process. Syst.\u00a043(2-3), 143\u2013159 (2006)","journal-title":"J. VLSI Signal Process. Syst."},{"issue":"4","key":"9_CR20","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/40.526923","volume":"16","author":"C. Hansen","year":"1996","unstructured":"Hansen, C.: MicroUnity\u2019s MediaProcessor Architecture. IEEE Micro\u00a016(4), 34\u201341 (1996)","journal-title":"IEEE Micro"},{"unstructured":"Ramadurai, V., Jinturkar, S., Moudgill, M., Glossner, J.: Multithreading H.264 Decoder on Sandblaster DSP. In: Proceedings at the 2005 Global Signal Processing Expo (GSPx) and International Signal Processing Conference (ISPC), Santa Clara, California (2005)","key":"9_CR21"},{"key":"9_CR22","first-page":"197","volume-title":"IPPS 1997: Proceedings of the 11th International Symposium on Parallel Processing","author":"A. Bilas","year":"1997","unstructured":"Bilas, A., Fritts, J., Singh, J.P.: Real-Time Parallel MPEG-2 Decoding in Software. In: IPPS 1997: Proceedings of the 11th International Symposium on Parallel Processing, Washington, DC, USA, pp. 197\u2013203. IEEE Computer Society, Los Alamitos (1997)"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19448-1_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,19]],"date-time":"2021-11-19T05:20:52Z","timestamp":1637299252000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19448-1_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194474","9783642194481"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19448-1_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}