{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:40:34Z","timestamp":1725579634805},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194740"},{"type":"electronic","value":"9783642194757"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19475-7_10","type":"book-chapter","created":{"date-parts":[[2011,3,25]],"date-time":"2011-03-25T13:19:34Z","timestamp":1301059174000},"page":"88-93","source":"Crossref","is-referenced-by-count":0,"title":["A Compact Gaussian Random Number Generator for Small Word Lengths"],"prefix":"10.1007","author":[{"given":"Subhasis","family":"Das","sequence":"first","affiliation":[]},{"given":"Sachin","family":"Patkar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Lee, D., Cheung, R., Villasenor, J., Luk, W.: Inversion-Based Hardware Gaussian Random Number Generator: a Case Study of Function Evaluation via Hierarchical Segmentation. In: IEEE International Conference on Field-Programmable Technology, pp. 33\u201340 (2006)","DOI":"10.1109\/FPT.2006.270388"},{"key":"10_CR2","unstructured":"Zhang, G., Leong, P., Lee, D., Villasenor, J., Cheung, R., Luk, W.: Ziggurat Based Hardware Gaussian Random Number Generator. In: IEEE International Conference on Field-Programmable Logic and its Applications, pp. 275\u2013280 (2005)"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Zarubica, R., Wilson, S.G., Hall, E.: Multi-Gbps FPGA-Based Low Density Parity Check(LDPC) Decoder Design. In: IEEE Globecom, pp. 548\u2013552 (2007)","DOI":"10.1109\/GLOCOM.2007.108"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Darabiha, A., Carusone, A., Kschischang, F.: A 3.3-Gbps Bit-Serial Block-Interlaced Min-Sum LDPC Decoder in 0.13-\u03bcm CMOS. In: Custom Integrated Circuits Conference, pp. 459\u2013462 (2007)","DOI":"10.1109\/CICC.2007.4405773"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19475-7_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,9]],"date-time":"2019-06-09T08:45:34Z","timestamp":1560069934000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19475-7_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194740","9783642194757"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19475-7_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}