{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T18:40:14Z","timestamp":1741113614437,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194740"},{"type":"electronic","value":"9783642194757"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19475-7_23","type":"book-chapter","created":{"date-parts":[[2011,3,25]],"date-time":"2011-03-25T17:19:34Z","timestamp":1301073574000},"page":"218-229","source":"Crossref","is-referenced-by-count":1,"title":["Comparison between Heterogeneous Mesh-Based and Tree-Based Application Specific FPGA"],"prefix":"10.1007","author":[{"given":"Umer","family":"Farooq","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Husain","family":"Parvez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"23_CR1","unstructured":"Berkeley logic synthesis and verification group,university of california, berkeley. berkeley logic interchange format (blif), http:\/\/vlsi.colorado.edu\/vis\/blif.ps"},{"key":"23_CR2","unstructured":"Greiner, A., Pecheux, F.: Alliance: A complete set of cad tools for teaching vlsi design. In: 3rd Eurochip Workshop (1992)"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Karypis, G., Kumar, V.: Multilevel k-way hypergraph partitioning. In: Proceedings of 36th Design Automation Conference, pp. 343\u2013348 (1999)","DOI":"10.1145\/309847.309954"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. In: 14th International Symposium on Field Programmable Gate Arrays, pp. 21\u201330 (2006)","DOI":"10.1145\/1117201.1117205"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Landman, B., Russo, R.: On Pin Versus Block Relationship for Partition of Logic Circuits. IEEE Transactions on Computers\u00a020(1469-1479) (1971)","DOI":"10.1109\/T-C.1971.223159"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Lemieux, G., Lee, E., Tom, M., Yu, A.: Directional and single-driver wires in fpga interconnect. In: IEEE Conference on FPT, pp. 41\u201348 (2004)","DOI":"10.1109\/FPT.2004.1393249"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Luu, J., Kuon, I., Jamieson, P., Campbell, T., Ye, A., Fang, W., Rose, J.: VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling. In: International Symposium on Field Programmable Gate Arrays, pp. 133\u2013142 (2009)","DOI":"10.1145\/1508128.1508150"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Marquardt, A., Betz, V., Rose, J.: Using cluster based logic blocks and timing-driven packing to improve fpga speed and density. In: Proceedings of the International Symposium on Field Programmable Gate Arrays, pp. 39\u201346 (1999)","DOI":"10.1145\/296399.296426"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Marrakchi, Z., Farooq, U., Parvez, H., Mehrez, H.: Comparison of tree-based and mesh-based coarse-grained fpga architectures. In: 2009 International Conference on Microelectronics (ICM), pp. 248\u2013251 (2009)","DOI":"10.1109\/ICM.2009.5418640"},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"McMurchie, L., Ebeling, C.: Pathfinder: A Negotiation-Based Performance-Driven Router for FPGAs. In: Proc. FPGA 1995 (1995)","DOI":"10.1145\/201310.201328"},{"key":"23_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1007\/978-3-642-12133-3_11","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"H. Parvez","year":"2010","unstructured":"Parvez, H., Marrakchi, Z., Mehrez, H.: Application specific fpga using heterogeneous logic blocks. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds.) ARC 2010. LNCS, vol.\u00a05992, pp. 92\u2013109. Springer, Heidelberg (2010)"},{"key":"23_CR12","unstructured":"Sentovich, E.M., et al.: Sis: A system for sequential circuit analysis. Tech. Report No. UCB\/ERL M92\/41, University of California, Berkeley (1992)"},{"key":"23_CR13","first-page":"523","volume-title":"WSC 1983: Proceedings of the 15th Conference on Winter Simulation","author":"C.C. Ski\u015bcim","year":"1983","unstructured":"Ski\u015bcim, C.C., Golden, B.L.: Optimization by simulated annealing: A preliminary computational study for the tsp. In: WSC 1983: Proceedings of the 15th Conference on Winter Simulation, pp. 523\u2013535. IEEE Press, Piscataway (1983)"},{"key":"23_CR14","doi-asserted-by":"crossref","unstructured":"Wu, K., Tsai, Y.: Structured ASIC, Evolution or Revolution. In: Proc. ISPD, pp. 103\u2013106 (April 2004)","DOI":"10.1145\/981066.981088"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19475-7_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T18:00:32Z","timestamp":1741111232000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19475-7_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194740","9783642194757"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19475-7_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}