{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T05:44:02Z","timestamp":1741153442617,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194740"},{"type":"electronic","value":"9783642194757"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19475-7_24","type":"book-chapter","created":{"date-parts":[[2011,3,25]],"date-time":"2011-03-25T17:19:34Z","timestamp":1301073574000},"page":"230-241","source":"Crossref","is-referenced-by-count":8,"title":["Dynamic VDD Switching Technique and Mapping Optimization in Dynamically Reconfigurable Processor for Efficient Energy Reduction"],"prefix":"10.1007","author":[{"given":"Tatsuya","family":"Yamamoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuei","family":"Hironaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuki","family":"Hayakawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayuki","family":"Kimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimiyoshi","family":"Usami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"24_CR1","unstructured":"Motomura, M.: STP Engine, a C-based Programmable HW Core featuring Massively Parallel and Reconfigurable PE Array: its Architecture, Tool, and System Implications. In: Prof. of CoolChips XII (2009)"},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"Amano, H., Hasegawa, Y., Tsutsumi, S., Nakamura, T., Nisimura, T., Tunbunheng, V., Parimala, A., Sano, T., Kato, M.: MuCCRA Chips: Configurable Dynamically-Reconfigurable Processors. In: Proc. of ASSCC, pp. 384\u2013387 (2007)","DOI":"10.1109\/ASSCC.2007.4425711"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"Veradas, F.J., Scheppler, M., Moffat, W., Mei, B.: Custom Implementation of the Coarse-Grained Reconfigurable ADRES architecture for multimedia Purposes. In: Proc. of International Conference on Field Programmable Logic and Applications (FPL 2005), pp. 106\u2013111 (2005)","DOI":"10.1109\/FPL.2005.1515707"},{"key":"24_CR4","first-page":"126","volume-title":"International Workshop on Field-Programmable Logic and Applications","author":"C. Ebeling","year":"1996","unstructured":"Ebeling, C., Cronquist, D.C., Franklin, P.: RaPiD - Reconfigurable Pipelined Datapath. In: International Workshop on Field-Programmable Logic and Applications, pp. 126\u2013135. Springer, Berlin (1996)"},{"key":"24_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1007\/978-3-540-30117-2_17","volume-title":"Field Programmable Logic and Application","author":"G.L. Vijaykrishnan","year":"2004","unstructured":"Vijaykrishnan, G.L., et al.: A Dual-VDD Low Power FPGA Architecture. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol.\u00a03203, pp. 145\u2013157. Springer, Heidelberg (2004)"},{"key":"24_CR6","doi-asserted-by":"crossref","unstructured":"Chow, C.T., et al.: Dynamic Voltage Scaling for Commercial FPGAs. In: IEEE Int. Conf. on Field Programmable Technology (ICFPT), pp. 173\u2013180 (2005)","DOI":"10.1109\/FPT.2005.1568543"},{"key":"24_CR7","doi-asserted-by":"crossref","unstructured":"Li, F., et al.: Low-Power FPGA Using Pre-defined Dual-Vdd\/Dual-Vt Fabrics. In: Proc. of 2004 ACM\/SIGDA 12th Int. Symp. on Field Programmable Gate Arrays (FPGA), February, pp. 42\u201350 (2004)","DOI":"10.1145\/968280.968288"},{"issue":"3","key":"24_CR8","doi-asserted-by":"publisher","first-page":"280","DOI":"10.1093\/ietele\/e89-c.3.280","volume":"E89-C","author":"C.Q. Tran","year":"2006","unstructured":"Tran, C.Q., et al.: Low-Power Low-Leakage FPGA Design using Zigzag power-gating, dual-VTH\/VDD and micro-VDD-hopping. IEICE Trans. Electron\u00a0E89-C(3), 280\u2013286 (2006)","journal-title":"IEICE Trans. Electron"},{"key":"24_CR9","doi-asserted-by":"crossref","unstructured":"Schweizer, T., et al.: Exploiting Slack Time in Dynamically Reconfigurable Processor Architectures. In: Proc. of IEEE Int. Conf. on Field Programmable Technology (ICFPT), pp. 381\u2013384 (December 2007)","DOI":"10.1109\/FPT.2007.4439291"},{"key":"24_CR10","doi-asserted-by":"crossref","unstructured":"Saito, Y., et al.: Leakage Power Reduction for Coarse Grain Dynamically Reconfigurable Processor Arrays With Fine-Grained Power Gating Technique. In: Int. Conf. on Field Programmable Technology (ICFPT), pp. 329\u2013332 (December 2008)","DOI":"10.1109\/FPT.2008.4762410"},{"key":"24_CR11","unstructured":"Umahashi, Y., et al.: Power Reduction Technique for Dynamic Reconfigurable Processors with Dynamic Assignment of Dual Supply Voltages. In: ITC-CSCC 2008 (2008)"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Kimura, M., et al.: Low Power Image Processing using MuCCRA-3: A Dynamically Reconfigurable Processor Array. In: Proc. of Int. Conf. on Field Programmable Technology (December 2009)","DOI":"10.1109\/FPT.2009.5377614"},{"key":"24_CR13","doi-asserted-by":"crossref","unstructured":"Tran, C.Q., Kawaguchi, H., Sakurai, T.: Low-power High-speed Level Shifter Design for Block-level Dynamic Voltage Scaling Environment. In: IEEE International Conference on Integrated Circuit Design and Technology, Texas, USA, vol.\u00a01, pp. 229\u2013232 (May 2005)","DOI":"10.1109\/ICICDT.2005.1502637"},{"key":"24_CR14","unstructured":"Mei, B., et al.: DRESC: a retargetable compiler for coarse-grained reconfigurable architectures. In: Proc. of FPT 2002, pp. 155\u2013173 (December 2002)"},{"key":"24_CR15","unstructured":"Tunbunheng, V., Amano, H.: Black-Diamond: a Retargetable Compiler Using Graph with Configuration Bits for Dynamically Reconfigurable Architectures. In: Proc. of The 14th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI), pp. 412\u2013419 (2007)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19475-7_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T18:00:30Z","timestamp":1741111230000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19475-7_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194740","9783642194757"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19475-7_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}