{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:40:36Z","timestamp":1725579636388},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194740"},{"type":"electronic","value":"9783642194757"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19475-7_30","type":"book-chapter","created":{"date-parts":[[2011,3,25]],"date-time":"2011-03-25T17:19:34Z","timestamp":1301073574000},"page":"281-286","source":"Crossref","is-referenced-by-count":1,"title":["Reconfigurable Stream-Processing Architecture for Sparse Linear Solvers"],"prefix":"10.1007","author":[{"given":"Kevin","family":"Cunningham","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prawat","family":"Nagvajara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"30_CR1","doi-asserted-by":"publisher","DOI":"10.1201\/9780203913673","volume-title":"Power System State Estimation: Theory and Implementation","author":"A. Albur","year":"2004","unstructured":"Albur, A., Expsito, A.: Power System State Estimation: Theory and Implementation. Marcel Dekker, New York (2004)"},{"unstructured":"Chagnon, T., Johnson, J., Vachranukunkiet, P., Nagvajara, P., Nwankpa, C.: Sparse LU Decomposition Using FPGA. In: PARA 2008: 9th International Workshop on State-of-the-Art in Scientific and Parallel Computing, Trondheim, Norway (May 2008)","key":"30_CR2"},{"unstructured":"Chagnon, T.: Architectural Support for Direct Sparse LU Algorithms. Masters Thesis, Drexel University (2010)","key":"30_CR3"},{"unstructured":"Vachranukunkiet, P.: Power Flow Computation using Field Programmable Gate Arrays. PhD Thesis, Drexel University (2007)","key":"30_CR4"},{"unstructured":"DRC Computer Corporation. DRC Coprocessor System Users Guide (July 2007)","key":"30_CR5"},{"unstructured":"HyperTransport Consortium. HyperTransport I\/O Link Specification: Revision 3.10C (May 2010)","key":"30_CR6"},{"doi-asserted-by":"crossref","unstructured":"Nagvajara, P., Lin, Z., Nwankpa, C., Johnson, J.: State Estimation Using Sparse Givens Rotation Field Programmable Gate Array. In: Proc. IEEE North America Power System Symposium (September 2007)","key":"30_CR7","DOI":"10.1109\/NAPS.2007.4402344"},{"doi-asserted-by":"crossref","unstructured":"Wang, Y., Cunningham, K., Johnson, J., Nagvajara, P.: Singular Value Decomposition Hardware for MIMO: State of the Art and Custom Design. In: Proc. IEEE Reconfigurable Computing and FPGA Conference, December 13-15 (2010)","key":"30_CR8","DOI":"10.1109\/ReConFig.2010.62"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19475-7_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T11:01:57Z","timestamp":1558436517000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19475-7_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194740","9783642194757"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19475-7_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}