{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T05:43:39Z","timestamp":1741153419884,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194740"},{"type":"electronic","value":"9783642194757"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19475-7_37","type":"book-chapter","created":{"date-parts":[[2011,3,25]],"date-time":"2011-03-25T17:19:34Z","timestamp":1301073574000},"page":"350-362","source":"Crossref","is-referenced-by-count":3,"title":["From Plasma to BeeFarm: Design Experience of an FPGA-Based Multicore Prototype"],"prefix":"10.1007","author":[{"given":"Nehir","family":"Sonmez","sequence":"first","affiliation":[]},{"given":"Oriol","family":"Arcas","sequence":"additional","affiliation":[]},{"given":"Gokhan","family":"Sayilar","sequence":"additional","affiliation":[]},{"given":"Osman S.","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adri\u00e1n","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Ibrahim","family":"Hur","sequence":"additional","affiliation":[]},{"given":"Satnam","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"37_CR1","unstructured":"OpenCores Website, http:\/\/www.opencores.org"},{"key":"37_CR2","unstructured":"Plasma soft core, http:\/\/opencores.org\/project,plasma"},{"key":"37_CR3","unstructured":"Angepat, H., Sunwoo, D., Chiou, D.: RAMP-White: An FPGA-Based Coherent Shared Memory Parallel Computer Emulator. In: Austin CAS (March 2007)"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"Binkert, N.L., et al.: The M5 simulator: Modeling networked systems. In: MICRO 2006 (2006)","DOI":"10.1109\/MM.2006.82"},{"key":"37_CR5","unstructured":"Brelet, J.-L.: XAPP201: Multiple CAM Designs in Virtex Family Devices (1999), http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp201.pdf"},{"key":"37_CR6","unstructured":"Calazans, N.L.V., et al.: Accelerating sorting with reconfigurable hardware, http:\/\/www.inf.pucrs.br\/~gaph\/Projects\/Quicksort\/Quicksort.html"},{"key":"37_CR7","doi-asserted-by":"crossref","unstructured":"Chung, E.S., et al.: A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs. In: FPGA 2008, pp. 77\u201386 (2008)","DOI":"10.1145\/1344671.1344684"},{"key":"37_CR8","unstructured":"Dave, N., Pellauer, M., Emer, J.: Implementing a functional\/timing partitioned microprocessor simulator with an FPGA. In: WARFP (2006)"},{"key":"37_CR9","unstructured":"Davis, J., Thacker, C., Chang, C.: BEE3: Revitalizing computer architecture research. Microsoft Research (2009)"},{"key":"37_CR10","doi-asserted-by":"crossref","unstructured":"Felber, P., Fetzer, C., Riegel, T.: Dynamic performance tuning of word-based software transactional memory. In: PPoPP, pp. 237\u2013246 (2008)","DOI":"10.1145\/1345206.1345241"},{"key":"37_CR11","doi-asserted-by":"crossref","unstructured":"Hammond, L., et al.: Programming with transactional coherence and consistency (TCC). In: ASPLOS-XI, pp. 1\u201313 (2004)","DOI":"10.1145\/1037187.1024395"},{"key":"37_CR12","doi-asserted-by":"crossref","unstructured":"Kachris, C., Kulkarni, C.: Configurable transactional memory. In: FCCM 2007, pp. 65\u201372 (2007)","DOI":"10.1109\/FCCM.2007.41"},{"key":"37_CR13","unstructured":"Kestor, G., Stipic, S., Unsal, O., Cristal, A., Valero, M.: RMS-TM:a tm benchmark for recognition, mining and synthesis applications. In: TRANSACT 2009 (2009)"},{"key":"37_CR14","doi-asserted-by":"crossref","unstructured":"Krasnov, A., et al.: Ramp Blue: A message-passing manycore system in FPGAs. In: FPL 2007, pp. 27\u201329 (2007)","DOI":"10.1109\/FPL.2007.4380625"},{"key":"37_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1007\/978-3-642-12133-3_7","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"M. Labrecque","year":"2010","unstructured":"Labrecque, M., Jeffrey, M., Steffan, J.: Application-specific signatures for transactional memory in soft processors. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds.) ARC 2010. LNCS, vol.\u00a05992, pp. 42\u201354. Springer, Heidelberg (2010)"},{"key":"37_CR16","doi-asserted-by":"crossref","unstructured":"Minh, C.C., Chung, J.W., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: IISWC, pp. 35\u201346 (2008)","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"37_CR17","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Log-based transactional memory. In: HPCA 2006, pp. 254\u2013265 (2006)"},{"key":"37_CR18","doi-asserted-by":"crossref","unstructured":"Njoroge, N., Casper, J., Wee, S., Teslyar, Y., Ge, D., Kozyrakis, C., Olukotun, K.: ATLAS: A chip-multiprocessor with TM support. In: DATE 2007, pp. 3\u20138 (2007)","DOI":"10.1109\/DATE.2007.364558"},{"key":"37_CR19","unstructured":"Penry, D.A., et al.: Exploiting parallelism and structure to accelerate the simulation of chip multi-processors. In: HPCA, pp. 29\u201340 (2006)"},{"key":"37_CR20","doi-asserted-by":"crossref","unstructured":"Tan, Z., et al.: RAMP gold: an FPGA-based architecture simulator for multiprocessors. In: DAC 2010, pp. 463\u2013468 (2010)","DOI":"10.1145\/1837274.1837390"},{"key":"37_CR21","unstructured":"Thacker, C.: A DDR2 controller for BEE3. Microsoft Research (2009)"},{"key":"37_CR22","unstructured":"Thacker, C.: Beehive: A many-core computer for FPGAs (v5). In: MSR Silicon Valley (2010), http:\/\/projects.csail.mit.edu\/beehive\/BeehiveV5.pdf"},{"key":"37_CR23","doi-asserted-by":"crossref","unstructured":"Tomic, S., Perfumo, C., Armejach, A., Cristal, A., Unsal, O., Harris, T., Valero, M.: EazyHTM: Eager-lazy hardware transactional memory. In: MICRO 42 (2009)","DOI":"10.1145\/1669112.1669132"},{"key":"37_CR24","unstructured":"Tortato Jr., J., Hexsel, R.: A minimalist cache coherent mpsoc designed for fpgas. Int. J. High Performance Systems Architecture (2011)"},{"key":"37_CR25","doi-asserted-by":"crossref","unstructured":"Vijayaraghavan, M., Arvind, M.A.: Bounded dataflow networks and latency-insensitive circuits. In: MEMOCODE, pp. 171\u2013180 (2009)","DOI":"10.1109\/MEMCOD.2009.5185393"},{"key":"37_CR26","doi-asserted-by":"crossref","unstructured":"Wee, S., Casper, J., Njoroge, N., Tesylar, Y., Ge, D., Kozyrakis, C., Olukotun, K.: A practical FPGA-based framework for novel CMP research. In: FPGA 2007 (2007)","DOI":"10.1145\/1216919.1216936"},{"key":"37_CR27","unstructured":"Wong, T.: LEON3 port for BEE2 and ASIC implementation, http:\/\/cadlab.cs.ucla.edu\/software_release\/bee2leon3port\/"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19475-7_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T18:00:57Z","timestamp":1741111257000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19475-7_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194740","9783642194757"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19475-7_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}