{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T05:43:38Z","timestamp":1741153418378,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194740"},{"type":"electronic","value":"9783642194757"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19475-7_38","type":"book-chapter","created":{"date-parts":[[2011,3,25]],"date-time":"2011-03-25T17:19:34Z","timestamp":1301073574000},"page":"363-374","source":"Crossref","is-referenced-by-count":2,"title":["Architectural Support for Multithreading on Reconfigurable Hardware"],"prefix":"10.1007","author":[{"given":"Pavel G.","family":"Zaykov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi K.","family":"Kuzmanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"38_CR1","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MM.2004.36","volume":"24","author":"D. Andrews","year":"2004","unstructured":"Andrews, D., Niehaus, D., Jidin, R., Finley, M., Peck, W., Frisbie, M., Ortiz, J., Komp, E., Ashenden, P.: Programming models for hybrid FPGA-CPU computational components: a missing link. IEEE Micro\u00a024, 42\u201353 (2004)","journal-title":"IEEE Micro"},{"key":"38_CR2","doi-asserted-by":"crossref","unstructured":"Bailey, D.H., Barszcz, E., Barton, J.T., Browning, D.S., Carter, R.L., Fatoohi, R.A., Frederickson, P.O., Lasinski, T.A., Simon, H.D., Venkatakrishnan, V., Weeratunga, S.K.: The NAS parallel benchmarks. Tech. rep., The International Journal of Supercomputer Applications (1991)","DOI":"10.1177\/109434209100500306"},{"key":"38_CR3","doi-asserted-by":"crossref","unstructured":"Bondhugula, U., Devulapalli, A., Fernando, J., Wyckoff, P., Sadayappan, P.: Parallel fpga-based all-pairs shortest-paths in a directed graph. In: IPDPS (2006)","DOI":"10.1109\/IPDPS.2006.1639347"},{"key":"38_CR4","volume-title":"PThreads Programming: A POSIX Standard for Better Multiprocessing","author":"D. Buttlar","year":"1996","unstructured":"Buttlar, D., Farrell, J., Nichols, B.: PThreads Programming: A POSIX Standard for Better Multiprocessing. O\u2019Reilly Media, Sebastopol (1996)"},{"key":"38_CR5","volume-title":"Parallel programming in OpenMP","author":"R. Chandra","year":"2001","unstructured":"Chandra, R., Dagum, L., Kohr, D., Maydan, D., McDonald, J., Menon, R.: Parallel programming in OpenMP. Morgan Kaufmann Publishers Inc., San Francisco (2001)"},{"key":"38_CR6","first-page":"324","volume-title":"GLSVLSI 2006","author":"S. Chandra","year":"2006","unstructured":"Chandra, S., Regazzoni, F., Lajolo, M.: Hardware\/software partitioning of operating systems: a behavioral synthesis approach. In: GLSVLSI 2006, pp. 324\u2013329. ACM, New York (2006)"},{"key":"38_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"482","DOI":"10.1007\/3-540-46117-5_51","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"S.D. Haynes","year":"2002","unstructured":"Haynes, S.D., Epsom, H.G., Cooper, R.J., McAlpine, P.L.: UltraSONIC: A reconfigurable architecture for video image processing. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, pp. 482\u2013491. Springer, Heidelberg (2002)"},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"Cui, J., Deng, Q., He, X., Gu, Z.: An efficient algorithm for online management of 2D area of partially reconfigurable FPGAs. In: DATE, pp. 129\u2013134 (2007)","DOI":"10.1109\/DATE.2007.364579"},{"key":"38_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"306","DOI":"10.1007\/978-3-540-78610-8_33","volume-title":"Reconfigurable Computing: Architecture, Tools, and Applications","author":"T. Marconi","year":"2008","unstructured":"Marconi, T., Lu, Y., Bertels, K., Gaydadjiev, G.N.: Online hardware task scheduling and placement algorithm on partially reconfigurable devices. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds.) ARCS 2008. LNCS, vol.\u00a04943, pp. 306\u2013311. Springer, Heidelberg (2008)"},{"issue":"1","key":"38_CR10","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1016\/j.vlsi.2004.03.002","volume":"38","author":"T. Marescaux","year":"2004","unstructured":"Marescaux, T., Nollet, V., Mignolet, J.Y., Bartic, A., Moffat, W., Avasare, P., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Run-time support for heterogeneous multitasking on reconfigurable SoCs. Integration\u00a038(1), 107\u2013130 (2004)","journal-title":"Integration"},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Nakano, T., Utama, A., Itabashi, M., Shiomi, A., Imai, M.: Harware implementation of a real-time operating system. In: 12th TRON Project International Symposium, pp. 34\u201342 (1995)","DOI":"10.1109\/TRON.1995.494740"},{"key":"38_CR12","doi-asserted-by":"crossref","unstructured":"Peck, W., Anderson, E., Agron, J., Stevens, J., Baijot, F., Andrews, D.: HTHREADS: a computational model for reconfigurable devices. In: FPL, pp. 885\u2013888 (2006)","DOI":"10.1109\/FPL.2006.311336"},{"key":"38_CR13","unstructured":"Rhoads, S.: http:\/\/www.opencores.org\/project,plasma"},{"issue":"1","key":"38_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1661438.1661439","volume":"3","author":"A. Roldao","year":"2010","unstructured":"Roldao, A., Constantinides, G.A.: A high throughput fpga-based floating point conjugate gradient implementation for dense matrices. ACM Trans. Reconfigurable Technol. Syst.\u00a03(1), 1\u201319 (2010)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"38_CR15","doi-asserted-by":"crossref","unstructured":"Tumeo, A., Branca, M., Camerini, L., Monchiero, M., Palermo, G., Ferrandi, F., Sciuto, D.: An interrupt controller for fpga-based multiprocessors. In: ICSAMOS, pp. 82\u201387 (2007)","DOI":"10.1109\/ICSAMOS.2007.4285737"},{"key":"38_CR16","doi-asserted-by":"crossref","unstructured":"Uhrig, S., Maier, S., Kuzmanov, G.K., Ungerer, T.: Coupling of a reconfigurable architecture and a multithreaded processor core with integrated real-time scheduling. In: RAW, pp. 209\u2013217 (2006)","DOI":"10.1109\/IPDPS.2006.1639471"},{"key":"38_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"275","DOI":"10.1007\/3-540-44687-7_29","volume-title":"Field-Programmable Logic and Applications","author":"S. Vassiliadis","year":"2001","unstructured":"Vassiliadis, S., Wong, S., Cotofana, S.D.: The MOLEN \u03c1\u03bc-coded processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, pp. 275\u2013285. Springer, Heidelberg (2001)"},{"key":"38_CR18","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TC.2004.104","volume":"53","author":"S. Vassiliadis","year":"2004","unstructured":"Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K., Kuzmanov, G.K., Panainte, E.M.: The Molen polymorphic processor. IEEE Transactions on Computers\u00a053, 1363\u20131375 (2004)","journal-title":"IEEE Transactions on Computers"},{"key":"38_CR19","unstructured":"Walder, H., Platzner, M.: Reconfigurable hardware Operating Systems: From design concepts to realizations. In: Engineering of Reconfigurable Systems and Algorithms, pp. 284\u2013287. CSREA Press (2003)"},{"key":"38_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1007\/978-3-540-71431-6_3","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"K. Wu","year":"2007","unstructured":"Wu, K., Kanstein, A., Madsen, J., Berekovic, M.: MT-ADRES: Multithreading on coarse-grained reconfigurable architecture. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARC 2007. LNCS, vol.\u00a04419, pp. 26\u201338. Springer, Heidelberg (2007)"},{"key":"38_CR21","doi-asserted-by":"crossref","unstructured":"Zaykov, P.G., Kuzmanov, G.K., Gaydadjiev, G.N.: Reconfigurable multithreading architectures: A survey. In: SAMOS-IW, pp. 263\u2013274 (July 2009)","DOI":"10.1007\/978-3-642-03138-0_29"},{"key":"38_CR22","doi-asserted-by":"crossref","unstructured":"Zhou, B., Qui, W., Peng, C.L.: An operating system framework for reconfigurable systems. In: CIT, pp. 781\u2013787 (2005)","DOI":"10.1109\/CIT.2005.75"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19475-7_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T18:00:35Z","timestamp":1741111235000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19475-7_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194740","9783642194757"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19475-7_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}