{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:40:33Z","timestamp":1725579633832},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642194740"},{"type":"electronic","value":"9783642194757"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19475-7_39","type":"book-chapter","created":{"date-parts":[[2011,3,25]],"date-time":"2011-03-25T13:19:34Z","timestamp":1301059174000},"page":"375-384","source":"Crossref","is-referenced-by-count":3,"title":["High Performance Programmable FPGA Overlay for Digital Signal Processing"],"prefix":"10.1007","author":[{"given":"S\u00e9amas","family":"McGettrick","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kunjan","family":"Patel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Bleakley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2","key":"39_CR1","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2007.29","volume":"27","author":"B. Baas","year":"2007","unstructured":"Baas, B., Zhiyi, Y., Meeuwsen, M., Sattari, O., Apperson, R., Work, E., Webb, J., Lai, M., Mohsenin, T., Truong, D., Cheung, J.: AsAP: A Fine-Grained Many-Core Platform for DSP Applications. IEEE Micro\u00a027(2), 34\u201345 (2007)","journal-title":"IEEE Micro"},{"issue":"5","key":"39_CR2","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M., Lu, G., Kurdahi, F., Bagherzadeh, N., Chaves Filho, E.: MorphoSys: an integrated recongurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers\u00a049(5), 465\u2013481 (2000)","journal-title":"IEEE Transactions on Computers"},{"key":"39_CR3","doi-asserted-by":"crossref","unstructured":"Liang, C., Huang, X.: SmartCell: An Energy Efficient Coarse-Grained Reconfigurable Architecture for Stream-Based Applications. EURASIP Journal on Embedded Systems, 15 pages (2009); Article ID 518659, doi:10.1155\/2009\/518659","DOI":"10.1155\/2009\/518659"},{"issue":"2","key":"39_CR4","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/MDT.2005.30","volume":"22","author":"C. Chang","year":"2005","unstructured":"Chang, C., Wawrzynek, J., Brodersen, R.W.: BEE2: A high-end reconfigurable computing system. Design Test of Computers\u00a022(2), 114\u2013125 (2005)","journal-title":"Design Test of Computers"},{"key":"39_CR5","unstructured":"Mohamed Junaid, K.A., Ravindrann, G.: FPGA accelerator for Medical Image Compression System. In: IFMBE Proceedings, vol. 15, part 10, 396-399 (2007)"},{"key":"39_CR6","unstructured":"Nallatech - FPGA accelerators, \n                    \n                      http:\/\/www.nallatech.com\n                    \n                    \n                   (accessed November 2010)"},{"key":"39_CR7","unstructured":"Altera: FPGAs provide reconfigurable DSP Solutions, white paper (2002)"},{"key":"39_CR8","doi-asserted-by":"crossref","unstructured":"Rubin, G., Omieljanowicz, M., Petrovsky, A.: Reconfigurable FPGA-based Hardware Accelerators for Embedded DSP. In: 14th International Conference on Mixed Design of Integrated Circuits and Systems, pp. 147\u2013151 (2007)","DOI":"10.1109\/MIXDES.2007.4286138"},{"key":"39_CR9","unstructured":"Xilinx: Platform Flash XL, \n                    \n                      http:\/\/www.xilinx.com\/products\/config_mem\/pfxl.htm\n                    \n                    \n                   (accessed Novemeber 2010)"},{"key":"39_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1007\/11802839_13","volume-title":"Reconfigurable Computing: Architectures and Applications","author":"S. Shukla","year":"2006","unstructured":"Shukla, S., Bergmann, N.W., Becker, J.: QUKU: A fast run time reconfigurable platform for image edge detection. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds.) ARC 2006. LNCS, vol.\u00a03985, pp. 93\u201398. Springer, Heidelberg (2006)"},{"key":"39_CR11","unstructured":"Shukla, S., Bergmann, N.W., Becker, J.: QUKU: A Two Level reconfigurable architecture. In: IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (2006)"},{"key":"39_CR12","unstructured":"Shukla, S., Bergmann, N.W., Becker, J.: QUKU: A Coarse Grained Paradigm for FPGA. In: Proc. Dagstuhl Seminar (2006)"},{"key":"39_CR13","doi-asserted-by":"crossref","unstructured":"Shukla, S., Bergmann, N.W., Becker, J.: QUKU: A FPGA Based Flexible Coarse Grain Architecture design paradigm using process networks. In: IEEE International Parallel and Distributed Processing Symposium, IPDPS 2007 (2007)","DOI":"10.1109\/IPDPS.2007.370382"},{"key":"39_CR14","unstructured":"Xilinx. Virtex-5 Family Overview DS100 (v5), \n                    \n                      http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds100pdf\n                    \n                    \n                   (accessed November 2010)"},{"key":"39_CR15","unstructured":"lntel Core i7-950 Processor (8M Cache, 3.06 GHz, 4.80 GT\/s Intel QPI), \n                    \n                      http:\/\/ark.intel.com\/Product.aspx?id=37150\n                    \n                    \n                   (accessed November 2010)"},{"key":"39_CR16","unstructured":"Texas Instruments TMS320C6457 -1200, \n                    \n                      http:\/\/focus.ti.com\/docs\/prod\/folders\/print\/tms320c6457.html\n                    \n                    \n                   (accessed November 2010)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19475-7_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T08:45:05Z","timestamp":1558428305000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19475-7_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642194740","9783642194757"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19475-7_39","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}