{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:24:20Z","timestamp":1766298260516,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642195822"},{"type":"electronic","value":"9783642195839"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19583-9_10","type":"book-chapter","created":{"date-parts":[[2011,3,9]],"date-time":"2011-03-09T04:16:56Z","timestamp":1299644216000},"page":"60-75","source":"Crossref","is-referenced-by-count":9,"title":["Reaching Coverage Closure in Post-silicon Validation"],"prefix":"10.1007","author":[{"given":"Allon","family":"Adir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Nahir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avi","family":"Ziv","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles","family":"Meissner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Schumann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","volume-title":"Comprehensive Functional Verification - The Complete Industry Cycle","author":"B. Wile","year":"2005","unstructured":"Wile, B., Goss, J.C., Roesner, W.: Comprehensive Functional Verification - The Complete Industry Cycle. Elsevier, Amsterdam (2005)"},{"key":"10_CR2","unstructured":"ITRS: International technology roadmap for semiconductors 2007 edn. - design (2007), http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapters\/2007_Design.pdf"},{"issue":"4","key":"10_CR3","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1109\/54.895008","volume":"17","author":"H.G. Rotithor","year":"2000","unstructured":"Rotithor, H.G.: Postsilicon validation methodology for microprocessors. IEEE Design & Test of Computers\u00a017(4), 77\u201388 (2000)","journal-title":"IEEE Design & Test of Computers"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Abramovici, M., Bradley, P., Dwarakanath, K., Levin, P., Memmi, G., Miller, D.: A reconfigurable design-for-debug infrastructure for socs. In: Proceedings of the 43rd Design Automation Conference, pp. 7\u201312 (2006)","DOI":"10.1109\/DAC.2006.238683"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Chang, K.h., Markov, I.L., Bertacco, V.: Automating post-silicon debugging and repair. In: Proceedings of the 2007 International Conference on Computer-Aided Design, pp. 91\u201398 (2007)","DOI":"10.1109\/ICCAD.2007.4397249"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"De Paula, F.M., Gort, M., Hu, A.J., Wilton, S.J.E., Yang, J.: Backspace: formal analysis for post-silicon debug. In: Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, pp. 1\u201310 (2008)","DOI":"10.1109\/FMCAD.2008.ECP.9"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Chen, K., Malik, S., Patra, P.: Runtime validation of memory ordering using constraint graph checking. In: HPCA, pp. 415\u2013426 (2008)","DOI":"10.1109\/HPCA.2008.4658657"},{"key":"10_CR8","volume-title":"Functional Verification Coverage Measurement and Analysis","author":"A. Piziali","year":"2004","unstructured":"Piziali, A.: Functional Verification Coverage Measurement and Analysis. Springer, Heidelberg (2004)"},{"issue":"11","key":"10_CR9","doi-asserted-by":"publisher","first-page":"1367","DOI":"10.1109\/TC.2006.173","volume":"55","author":"H. Azatchi","year":"2006","unstructured":"Azatchi, H., Fournier, L., Marcus, E., Ur, S., Ziv, A., Zohar, K.: Advanced analysis techniques for cross-product coverage. IEEE Transactions on Computers\u00a055(11), 1367\u20131379 (2006)","journal-title":"IEEE Transactions on Computers"},{"key":"10_CR10","unstructured":"Buchnik, E., Ur, S.: Compacting regression-suites on-the-fly. In: Proceedings of the 4th Asia Pacific Software Engineering Conference (1997)"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Fine, S., Ur, S., Ziv, A.: A probabilistic regression suite for functional verification. In: Proceedings of the 41st Design Automation Conference, pp. 49\u201354 (2004)","DOI":"10.1145\/996566.996581"},{"key":"10_CR12","unstructured":"Levinger, M.: Building a bridge: from pre-silicon verification to post-silicon validation (2008), http:\/\/es.fbk.eu\/events\/fmcad08\/presentations\/tutorial_moshe_levinger.pdf"},{"issue":"3","key":"10_CR13","doi-asserted-by":"publisher","first-page":"386","DOI":"10.1147\/sj.413.0386","volume":"41","author":"E. Bin","year":"2002","unstructured":"Bin, E., Emek, R., Shurek, G., Ziv, A.: Using a constraint satisfaction formulation and solution techniques for random test program generation. IBM Systems Journal\u00a041(3), 386\u2013402 (2002)","journal-title":"IBM Systems Journal"},{"issue":"2","key":"10_CR14","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/MDT.2004.1277900","volume":"21","author":"A. Adir","year":"2004","unstructured":"Adir, A., Almog, E., Fournier, L., Marcus, E., Rimon, M., Vinov, M., Ziv, A.: Genesys-Pro: Innovations in test program generation for functional processor verification. IEEE Design and Test of Computers\u00a021(2), 84\u201393 (2004)","journal-title":"IEEE Design and Test of Computers"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Wagner, I., Bertacco, V., Austin, T.M.: Shielding against design flaws with field repairable control logic. In: Proceedings of the 43rd Design Automation Conference, pp. 344\u2013347 (2006)","DOI":"10.1109\/DAC.2006.229283"},{"issue":"3","key":"10_CR16","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1016\/j.tcs.2008.03.020","volume":"404","author":"S. Copty","year":"2008","unstructured":"Copty, S., Fine, S., Ur, S., Yom-Tov, E., Ziv, A.: A probabilistic alternative to regression suites. Theor. Comput. Sci.\u00a0404(3), 219\u2013234 (2008)","journal-title":"Theor. Comput. Sci."},{"key":"10_CR17","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"M. Garey","year":"1979","unstructured":"Garey, M., Johnson, D.: Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman, New York (1979)"},{"issue":"3","key":"10_CR18","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1287\/moor.4.3.233","volume":"4","author":"V. Chvatal","year":"1979","unstructured":"Chvatal, V.: A greedy heuristic for the set-covering problem. Mathematics of Operations Research\u00a04(3), 233\u2013235 (1979)","journal-title":"Mathematics of Operations Research"},{"issue":"12","key":"10_CR19","doi-asserted-by":"publisher","first-page":"1476","DOI":"10.1109\/43.898827","volume":"19","author":"J. Darringer","year":"2000","unstructured":"Darringer, J., et al.: EDA in IBM: past, present, and future. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a019(12), 1476\u20131497 (2000)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19583-9_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,3]],"date-time":"2025-03-03T22:06:33Z","timestamp":1741039593000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19583-9_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642195822","9783642195839"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19583-9_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}