{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:13:49Z","timestamp":1742998429267,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642195822"},{"type":"electronic","value":"9783642195839"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19583-9_14","type":"book-chapter","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T23:16:56Z","timestamp":1299626216000},"page":"129-145","source":"Crossref","is-referenced-by-count":1,"title":["vlogsl: A Strategy Language for Simulation-Based Verification of Hardware"],"prefix":"10.1007","author":[{"given":"Michael","family":"Katelman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9","family":"Meseguer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","unstructured":"Committee, I.R.: International Technology Roadmap for Semiconductors (2009), http:\/\/www.itrs.net\/"},{"key":"14_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1007\/978-3-540-73368-3_52","volume-title":"Computer Aided Verification","author":"V. Ganesh","year":"2007","unstructured":"Ganesh, V., Dill, D.L.: A Decision Procedure for Bit-Vectors and Arrays. In: Damm, W., Hermanns, H. (eds.) CAV 2007. LNCS, vol.\u00a04590, pp. 519\u2013531. Springer, Heidelberg (2007)"},{"key":"14_CR3","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1145\/1065010.1065036","volume-title":"Proceedings of the ACM SIGPLAN 2005 Conference on Programming Language Design and Implementation (PLDI 2005)","author":"P. Godefroid","year":"2005","unstructured":"Godefroid, P., Klarlund, N., Sen, K.: Dart: directed automated random testing. In: Sarkar, V., Hall, M.W. (eds.) Proceedings of the ACM SIGPLAN 2005 Conference on Programming Language Design and Implementation (PLDI 2005), pp. 213\u2013223. ACM, New York (2005)"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Gordon, M.J.C., Milner, R., Morris, L., Newey, M.C., Wadsworth, C.P.: A Metalanguage for Interactive Proof in LCF. In: Fifth Annual ACM Symposium on Principles of Programming Languages (POPL 1978), pp. 119\u2013130 (January 1978)","DOI":"10.1145\/512760.512773"},{"key":"14_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-09724-4","volume-title":"Edinburgh LCF","author":"M.J.C. Gordon","year":"1979","unstructured":"Gordon, M.J.C., Milner, R., Wadsworth, C.P.: Edinburgh LCF. LNCS, vol.\u00a078. Springer, Heidelberg (1979)"},{"issue":"2","key":"14_CR6","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1017\/S0956796805005757","volume":"16","author":"J. Grundy","year":"2006","unstructured":"Grundy, J., Melham, T.F., O\u2019Leary, J.W.: A reflective functional language for hardware design and theorem proving. Journal of Functional Programmming\u00a016(2), 157\u2013196 (2006)","journal-title":"Journal of Functional Programmming"},{"key":"14_CR7","first-page":"120","volume-title":"Proceedings of the 2000 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD-2000)","author":"P.H. Ho","year":"2000","unstructured":"Ho, P.H., Shiple, T.R., Harer, K., Kukula, J.H., Damiano, R.F., Bertacco, V., Taylor, J., Long, J.: Smart Simulation Using Collaborative Formal and Simulation Engines. In: Sentovich, E. (ed.) Proceedings of the 2000 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD-2000), pp. 120\u2013126. IEEE, Los Alamitos (2000)"},{"key":"14_CR8","unstructured":"IEEE Standard for Verilog Hardware Description Language. IEEE Std 1364-2005 (2005)"},{"key":"14_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1007\/978-3-642-02658-4_32","volume-title":"Computer Aided Verification","author":"R. Kaivola","year":"2009","unstructured":"Kaivola, R., Ghughal, R., Narasimhan, N., Telfer, A., Whittemore, J., Pandav, S., Slobodov\u00e1, A., Taylor, C., Frolov, V., Reeber, E., Naik, A.: Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation. In: Bouajjani, A., Maler, O. (eds.) CAV 2009. LNCS, vol.\u00a05643, pp. 414\u2013429. Springer, Heidelberg (2009)"},{"key":"14_CR10","unstructured":"Katelman, M., Meseguer, J.: Source code for vlogsl HVC (2010), https:\/\/www.ideals.illinois.edu\/handle\/2142\/17401"},{"key":"14_CR11","unstructured":"Katelman, M., Meseguer, J.: A Strategy Language for Testing Register Transfer Level Logic. Technical report, Department of Computer Science, Univeristy of Illinois at Urbana-Champaign (June 2009)"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Katelman, M., Meseguer, J., Escobar, S.: Directed-Logical Testing for Functional Verification of Microprocessors. In: 6th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2008), pp. 89\u2013100 (June 2008)","DOI":"10.1109\/MEMCOD.2008.4547694"},{"key":"14_CR13","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1109\/FMCAD.2009.5351133","volume-title":"Proceedings of 9th International Conference on Formal Methods in Computer-Aided Design (FMCAD 2009)","author":"Z. Khasidashvili","year":"2009","unstructured":"Khasidashvili, Z., Gavrielov, G., Melham, T.: Assume-guarantee validation for ste properties within an sva environment. In: Proceedings of 9th International Conference on Formal Methods in Computer-Aided Design (FMCAD 2009), pp. 108\u2013115. IEEE, Los Alamitos (2009)"},{"key":"14_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1007\/3-540-07131-8_30","volume-title":"Programming Methodology, 4th Informatik Symposium","author":"J.C. King","year":"1975","unstructured":"King, J.C.: A New Approach to Program Testing. In: IBM 1974. LNCS, vol.\u00a023, pp. 278\u2013290. Springer, Heidelberg (1975)"},{"issue":"7","key":"14_CR15","doi-asserted-by":"publisher","first-page":"385","DOI":"10.1145\/360248.360252","volume":"19","author":"J.C. King","year":"1976","unstructured":"King, J.C.: Symbolic Execution and Program Testing. Communications of the ACM\u00a019(7), 385\u2013394 (1976)","journal-title":"Communications of the ACM"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Meredith, P., Katelman, M., Meseguer, J., Ro\u015fu, G.: A Formal Executable Semantics of Verilog. In: 8th ACM & IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE 2010 (2010)","DOI":"10.1109\/MEMCOD.2010.5558634"},{"key":"14_CR17","unstructured":"O\u2019Sullivan, B., Stewart, D., Goerzen, J.: Real World Haskell. O\u2019Reilly Media (2008), http:\/\/book.realworldhaskell.org\/"},{"key":"14_CR18","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1109\/DDECS.2009.5012132","volume-title":"Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2009)","author":"F. Ouchet","year":"2009","unstructured":"Ouchet, F., Borrione, D., Morin-Allory, K., Pierre, L.: High-level symbolic simulation for automatic model extraction. In: Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2009), pp. 218\u2013221. IEEE Computer Society, Los Alamitos (2009)"},{"issue":"9","key":"14_CR19","doi-asserted-by":"publisher","first-page":"1381","DOI":"10.1109\/TCAD.2005.850814","volume":"24","author":"C.J.H. Seger","year":"2005","unstructured":"Seger, C.J.H., Jones, R.B., O\u2019Leary, J.W., Melham, T.F., Aagaard, M., Barrett, C., Syme, D.: An industrially effective environment for formal hardware verification. IEEE Trans. on CAD of Integrated Circuits and Systems\u00a024(9), 1381\u20131405 (2005)","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"14_CR20","unstructured":"http:\/\/opencores.org\/project,i2c"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19583-9_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,9]],"date-time":"2019-06-09T00:58:18Z","timestamp":1560041898000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19583-9_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642195822","9783642195839"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19583-9_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}