{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:17:53Z","timestamp":1725578273598},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642195945"},{"type":"electronic","value":"9783642195952"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19595-2_13","type":"book-chapter","created":{"date-parts":[[2011,2,24]],"date-time":"2011-02-24T02:17:18Z","timestamp":1298513838000},"page":"184-198","source":"Crossref","is-referenced-by-count":9,"title":["Parallelizing Compiler Framework and API for Power Reduction and Software Productivity of Real-Time Heterogeneous Multicores"],"prefix":"10.1007","author":[{"given":"Akihiro","family":"Hayashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasutaka","family":"Wada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Sekiguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayoshi","family":"Mase","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Shirako","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keiji","family":"Kimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hironori","family":"Kasahara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Bellens, P., Perez, J.M., Badia, R.M., Labarta, J.: Cellss: a programming model for the cell be architecture. In: Proceedings of the 2006 ACM\/IEEE Conference on Supercomputing, SC 2006 (2009)","DOI":"10.1109\/SC.2006.17"},{"key":"13_CR2","unstructured":"Dolbeau, R., Bihan, S., Bodin, F.: Hmpp(tm):a hybrid multi-core parallel programmingg environment. In: GPGPU 2007: Proceedings of the 1st Workshop on General Purpose Processing on Graphics Processing Units (2007)"},{"issue":"4","key":"13_CR3","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1109\/MM.2008.57","volume":"28","author":"M. Garland","year":"2008","unstructured":"Garland, M., Grand, S.L., Nickolls, J., Anderson, J., Hardwick, J., Morton, S., Phillips, E., Zhang, Y., Volkov, V.: Parallel computing experiences with cuda. IEEE Micro\u00a028(4), 13\u201327 (2008)","journal-title":"IEEE Micro"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Kasahara, H., Honda, H., Mogi, A., Ogura, A., Fujiwara, K., Narita, S.: A multi-grain parallelizing compilation scheme for OSCAR (Optimally scheduled advanced multiprocessor). In: Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing, pp. 283\u2013297 (August 1991)","DOI":"10.1007\/BFb0038671"},{"key":"13_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1007\/3-540-45574-4_13","volume-title":"Languages and Compilers for Parallel Computing","author":"H. Kasahara","year":"2001","unstructured":"Kasahara, H., Obata, M., Ishizaka, K.: Automatic coarse grain task parallel processing on SMP using openMP. In: Midkiff, S.P., Moreira, J.E., Gupta, M., Chatterjee, S., Ferrante, J., Prins, J.F., Pugh, B., Tseng, C.-W. (eds.) LCPC 2000. LNCS, vol.\u00a02017, p. 189. Springer, Heidelberg (2001)"},{"key":"13_CR6","unstructured":"kasahara.cs.waseda.ac.jp: Oscar-api v1.0, http:\/\/www.kasahara.cs.waseda.ac.jp\/"},{"key":"13_CR7","unstructured":"khronos.org: Opencl, http:\/\/www.khronos.org\/opencl\/"},{"key":"13_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1007\/978-3-642-13374-9_13","volume-title":"Languages and Compilers for Parallel Computing","author":"K. Kimura","year":"2010","unstructured":"Kimura, K., Mase, M., Mikami, H., Miyamoto, T., Shirako, J., Kasahara, H.: OSCAR API for real-time low-power multicores and its performance on multicores and SMP servers. In: Gao, G.R., Pollock, L.L., Cavazos, J., Li, X. (eds.) LCPC 2009. LNCS, vol.\u00a05898, pp. 188\u2013202. Springer, Heidelberg (2010)"},{"key":"13_CR9","unstructured":"Luebke, D., Harris, M., Govindaraju, N., Lefohn, A., Houston, M., Owens, J., Segal, M., Papakipos, M., Buck, I.: Gpgpu: General-purpose computation on graphics hardware. In: 2006 ACM\/IEEE Conference on Supercomputing, SC 2006 (11 November 2006 through 17 November 2006 2006)"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Luk, C., Hong, S., Kim, H.: Qilin: Exploiting parallelism on heterogeneous multiprocessors with adaptive mapping, microarchitecture. In: Proceedings of42th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-42 (2009)","DOI":"10.1145\/1669112.1669121"},{"key":"13_CR11","unstructured":"Masayasu, Y., Takeshi, S., Toshiaki, T., Yasuhiko, K., Toshinori, I.: Naviengine 1, system lsi for smp-based car navigation systems. NEC TECHNICAL JOURNAL\u00a02(4) (2007)"},{"key":"13_CR12","unstructured":"Mase, M., Onozaki, Y., Kimuraa, K., Kasahara, H.: Parallelizable c and its performance on low power high performance multicore processors. In: Proc. of 15th Workshop on Compilers for Parallel Computing (July 2010)"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Nakajima, M., Yamamoto, T., Yamasaki, M., Hosoki, T., Sumita, M.: Low power techniques for mobile application socs based on integrated platform \u201duniphier\u201d. In: ASP-DAC 2007: Proceedings of the 2007 Asia and South Pacific Design Automation Conference (2007)","DOI":"10.1109\/ASPDAC.2007.358060"},{"key":"13_CR14","unstructured":"opencv.org: Opencv, http:\/\/opencv.org\/"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"Pham, D., Asano, S., Bolliger, M., Day, M.N., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Riley, M., Shippy, D., Stasiak, D., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., Yamazaki, T., Yazawa, K.: The design and implementation of a first-generation cell processor. In: 2005 IEEE International Solid-State Circuits Conference, ISSCC (6 February 2005 through 10 February 2005 2005)","DOI":"10.1109\/ICICDT.2005.1502588"},{"key":"13_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1007\/978-3-540-69330-7_25","volume-title":"Languages and Compilers for Parallel Computing","author":"J. Shirako","year":"2006","unstructured":"Shirako, J., Oshiyama, N., Wada, Y., Shikano, H., Kimura, K., Kasahara, H.: Compiler control power saving scheme for multi core processors. In: Ayguad\u00e9, E., Baumgartner, G., Ramanujam, J., Sadayappan, P. (eds.) LCPC 2005. LNCS, vol.\u00a04339, pp. 362\u2013376. Springer, Heidelberg (2006)"},{"key":"13_CR17","unstructured":"Torii, S., Suzuki, S., Tomonaga, H., Tokue, T., Sakai, J., Suzuki, N., Murakami, K., Hiraga, T., Shigemoto, K., Tatebe, Y., Obuchi, E., Kayama, N., Edahiro, M., Kusano, T., Nishi, N.: A 600mips 120mw 70 \u03bc a leakage triple-cpu mobile application processor chip. In: ISSCC (2005)"},{"key":"13_CR18","unstructured":"Wada, Y., Hayashi, A., Masuura, T., Shirako, J., Nakano, H., Shikano, H., Kimura, K., Kasahara, H.: Parallelizing compiler cooperative heterogeneous multicore. In: Proceedings of Workshop on Software and Hardware Challenges of Manycore Platforms, SHCMP 2008 (June 2008)"},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"Wolfe, M.: Implementing the pgi accelerator model. In: GPGPU 2010: Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units (2010)","DOI":"10.1145\/1735688.1735697"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Yoshida, Y., Kamei, T., Hayase, K., Shibahara, S., Nishii, O., Hattori, T., Hasegawa, A., Takada, M., Irie, N., Uchiyama, K., Odaka, T., Takada, K., Kimura, K., Kasahara, H.: A 4320mips four-processor core smp\/amp with individually managed clock frequency for low power consumption. In: IEEE International Solid-State Circuits Conference, ISSCC (February 2007)","DOI":"10.1109\/ISSCC.2007.373607"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"Yuyama, Y., Ito, M., Kiyoshige, Y., Nitta, Y., Matsui, S., Nishii, O., Hasegawa, A., Ishikawa, M., Yamada, T., Miyakoshi, J., Terada, K., Nojiri, T., Satoh, M., Mizuno, H., Uchiyama, K., Wada, Y., Kimura, K., Kasahara, H., Maejima, H.: A 45nm 37.3gops\/w heterogeneous multi-core soc. In: IEEE International Solid-State Circuits Conference, ISSCC (February 2010)","DOI":"10.1109\/ISSCC.2010.5434031"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19595-2_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,19]],"date-time":"2021-11-19T06:27:12Z","timestamp":1637303232000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19595-2_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642195945","9783642195952"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19595-2_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}