{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T08:30:22Z","timestamp":1769761822132,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642195945","type":"print"},{"value":"9783642195952","type":"electronic"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-19595-2_15","type":"book-chapter","created":{"date-parts":[[2011,2,24]],"date-time":"2011-02-24T07:17:18Z","timestamp":1298531838000},"page":"215-229","source":"Crossref","is-referenced-by-count":18,"title":["Optimizing the Exploitation of Multicore Processors and GPUs with OpenMP and OpenCL"],"prefix":"10.1007","author":[{"given":"Roger","family":"Ferrer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Judit","family":"Planas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pieter","family":"Bellens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alejandro","family":"Duran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rosa M.","family":"Badia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jesus","family":"Labarta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"AMD Corporation. The AMD Fusion Family of APUs, \n                  \n                    http:\/\/fusion.amd.com"},{"key":"15_CR2","unstructured":"AMD\/ATI. OpenCL: The Open Standard for Parallel Programming of GPUs and Multi\u2013core CPUs (2010), \n                  \n                    http:\/\/www.amd.com\/us\/products\/technologies\/stream-technology\/opencl\/Pages\/opencl.aspx"},{"key":"15_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1007\/978-3-642-02303-3_13","volume-title":"Evolving OpenMP in an Age of Extreme Parallelism","author":"E. Ayguade","year":"2009","unstructured":"Ayguade, E., Badia, R.M., Cabrera, D., Duran, A., Gonzalez, M., Igual, F., Jimenez, D., Labarta, J., Martorell, X., Mayo, R., Perez, J.M., Quintana-Orti, E.S.: A Proposal to Extend the OpenMP Tasking Model for Heterogeneous Architectures. In: M\u00fcller, M.S., de Supinski, B.R., Chapman, B.M. (eds.) IWOMP 2009. LNCS, vol.\u00a05568, pp. 154\u2013167. Springer, Heidelberg (2009)"},{"key":"15_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-540-69303-1_1","volume-title":"A Practical Programming Model for the Multi-Core Era","author":"E. Ayguad\u00e9","year":"2008","unstructured":"Ayguad\u00e9, E., Copty, N., Duran, A., Hoeflinger, J., Lin, Y., Massaioli, F., Su, E., Unnikrishnan, P., Zhang, G.: A proposal for task parallelism in openMP. In: Chapman, B., Zheng, W., Gao, G.R., Sato, M., Ayguad\u00e9, E., Wang, D. (eds.) IWOMP 2007. LNCS, vol.\u00a04935, pp. 1\u201312. Springer, Heidelberg (2008)"},{"key":"15_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1007\/978-3-642-11515-8_25","volume-title":"High Performance Embedded Architectures and Compilers","author":"P. Cooper","year":"2010","unstructured":"Cooper, P., Dolinsky, U., Donaldson, A.F., Richards, A., Riley, C., Russell, G.: Offload \u2013 automating code migration to heterogeneous multicore systems. In: Patt, Y.N., Foglia, P., Duesterwald, E., Faraboschi, P., Martorell, X. (eds.) HiPEAC 2010. LNCS, vol.\u00a05952, pp. 337\u2013352. Springer, Heidelberg (2010)"},{"key":"15_CR6","unstructured":"Dolbeau, R., Bihan, S., Bodin, F.: HMPP: A Hybrid Multi-core Parallel Programming Environment. In: Workshop on General Processing Using GPUs (2006)"},{"issue":"1","key":"15_CR7","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1147\/sj.451.0059","volume":"45","author":"A.E. Eichenberger","year":"2006","unstructured":"Eichenberger, A.E., O\u2019Brien, K., O\u2019Brien, K.M., Wu, P., Chen, T., Oden, P.H., Prener, D.A., Shepherd, J.C., So, B., Sura, Z., Wang, A., Zhang, T., Zhao, P., Gschwind, M., Archambault, R., Gao, Y., Koo, R.: Using advanced compiler technology to exploit the performance of the cell broadband engine\n                  \n                    \n                  \n                  $^{\\mbox{(tm)}}$\n                 architecture. IBM Systems Journal\u00a045(1), 59\u201384 (2006)","journal-title":"IBM Systems Journal"},{"key":"15_CR8","unstructured":"IBM Corporation. OpenCL (2010), \n                  \n                    http:\/\/www.alphaworks.ibm.com\/tech\/opencl"},{"key":"15_CR9","unstructured":"Intel Corporation. Intel Unveils Product Plans for HPC (May 2010), \n                  \n                    http:\/\/www.intel.com\/pressroom\/archive\/releases\/2010\/20100531comp.htm"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Kindratenko, V., Enos, J., Shi, G., Showerman, M., Stone, G.A.J., Phillips, J., Hwu, W.: GPU Clusters for High-Performance Computing. In: IEEE Int. Conf. on Cluster Comp. Workshop on Parallel Programming on Accelerator Clusters (2009)","DOI":"10.1109\/CLUSTR.2009.5289128"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Knight, T.J., Park, J.Y., Ren, M., Houston, M., Erez, M., Fatahalian, K., Aiken, A., Dally, W.J., Hanrahan, P.: Compilation for explicitly managed memory hierarchies. In: Proceedings of the 2007 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (2007)","DOI":"10.1145\/1229428.1229477"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Linderman, M., Collins, J., Wang, H., Meng, T.: Merge: A Programming Model for Heterogeneous Multi-core Systems. In: Proc. of the 14th Int. Conf. on Arch. Support for Prog. Languages and Operating Systems (ASPLOS) (March 2009)","DOI":"10.1145\/1346281.1346318"},{"key":"15_CR13","unstructured":"NVIDIA Corporation. NVIDIA CUDA Compute Unified Device Architecture Version 2.0 (2008)"},{"key":"15_CR14","unstructured":"NVIDIA Corporation. OpenCL (2010), \n                  \n                    http:\/\/www.nvidia.com\/object\/cuda_opencl_new.html"},{"issue":"3","key":"15_CR15","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1007\/s10766-008-0072-7","volume":"36","author":"K. O\u2019Brien","year":"2008","unstructured":"O\u2019Brien, K., O\u2019Brien, K.M., Sura, Z., Chen, T., Zhang, T.: Supporting openmp on cell. International Journal of Parallel Programming\u00a036(3), 289\u2013311 (2008)","journal-title":"International Journal of Parallel Programming"},{"key":"15_CR16","unstructured":"OpenMP Architecture Review Board. OpenMP Application Program Interface. Version 3.0 (May 2008)"},{"issue":"5","key":"15_CR17","doi-asserted-by":"publisher","first-page":"593","DOI":"10.1147\/rd.515.0593","volume":"51","author":"J.M. Perez","year":"2007","unstructured":"Perez, J.M., Bellens, P., Badia, R.M., Labarta, J.: CellSs: Making it easier to program the Cell Broadband Engine processor. IBM Journal of Research and Development\u00a051(5), 593\u2013604 (2007)","journal-title":"IBM Journal of Research and Development"},{"key":"15_CR18","unstructured":"RapidMind. RapidMind Multi-core Development Platform, \n                  \n                    http:\/\/www.rapidmind.com\/pdfs\/RapidmindDatasheet.pdf"},{"key":"15_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-540-89740-8_1","volume-title":"Languages and Compilers for Parallel Computing","author":"S.-Z. Ueng","year":"2008","unstructured":"Ueng, S.-Z., Lathara, M., Baghsorkhi, S.S., Hwu, W.-m.W.: CUDA-Lite: Reducing GPU Programming Complexity. In: Amaral, J.N. (ed.) LCPC 2008. LNCS, vol.\u00a05335, pp. 1\u201315. Springer, Heidelberg (2008)"},{"key":"15_CR20","doi-asserted-by":"crossref","unstructured":"Wang, P., Collins, J., Chinya, G., Jiang, H., Tian, X., Girkar, M., Yang, N., Lueh, G.-Y., Wang, H.: EXOCHI: Architecture and programming environment for a heterogeneous multi-core multithreaded system. In: Proc. of PLDI, pp. 156\u2013166 (2007)","DOI":"10.1145\/1273442.1250753"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-19595-2_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T08:34:06Z","timestamp":1558427646000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-19595-2_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642195945","9783642195952"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-19595-2_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}