{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T00:21:37Z","timestamp":1743034897926,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642200410"},{"type":"electronic","value":"9783642200427"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-20042-7_37","type":"book-chapter","created":{"date-parts":[[2011,4,15]],"date-time":"2011-04-15T16:17:36Z","timestamp":1302884256000},"page":"363-371","source":"Crossref","is-referenced-by-count":0,"title":["A Production Planning Methodology for Semiconductor Manufacturing Based on Simulation and Marketing Pattern"],"prefix":"10.1007","author":[{"given":"You su","family":"Mok","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsik","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chilgee","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngshin","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"Choi, B.K., Kim, B.H.: MES (manufacturing execution system) architecture for FMS compatible to ERP(enterprise planning system). INT. J. Computer Integrated Manufacturing\u00a015(3) (2002)","DOI":"10.1080\/09511920110059106"},{"issue":"6","key":"37_CR2","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1080\/0953728021000014954","volume":"13","author":"Y.H. Lee","year":"2002","unstructured":"Lee, Y.H., Kim, T.: Manufacturing cycle time reduction using balance control in the semiconductor fabrication line. Production Planning and Control\u00a013(6), 529\u2013540 (2002)","journal-title":"Production Planning and Control"},{"key":"37_CR3","first-page":"179","volume":"34","author":"Y.H. Lee","year":"2002","unstructured":"Lee, Y.H., Park, J., Kim, S.: Experimental study on input and bottleneck scheduling for a semiconductor fabrication line. IIE Transaction\u00a034, 179\u2013190 (2002)","journal-title":"IIE Transaction"},{"key":"37_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1007\/11751649_28","volume-title":"Computational Science and Its Applications - ICCSA 2006","author":"D. Park","year":"2006","unstructured":"Park, D., Han, Y., Lee, C.: Optimization of a simulation for 300mm FAB semiconductor manufacturing. In: Gavrilova, M.L., Gervasi, O., Kumar, V., Tan, C.J.K., Taniar, D., Lagan\u00e1, A., Mun, Y., Choo, H. (eds.) ICCSA 2006. LNCS, vol.\u00a03984, pp. 260\u2013268. Springer, Heidelberg (2006)"},{"key":"37_CR5","series-title":"Lecture Notes in Artificial Intelligence","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1007\/978-3-540-30134-9_14","volume-title":"Knowledge-Based Intelligent Information and Engineering Systems","author":"Y. Han","year":"2004","unstructured":"Han, Y., Lee, C.: RRAM spare allocation in semiconductor manufacturing for yield improvement. In: Negoita, M.G., Howlett, R.J., Jain, L.C. (eds.) KES 2004. LNCS (LNAI), vol.\u00a03215, pp. 95\u2013102. Springer, Heidelberg (2004)"},{"key":"37_CR6","series-title":"Lecture Notes in Artificial Intelligence","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1007\/978-3-540-30585-9_57","volume-title":"Systems Modeling and Simulation: Theory and Applications","author":"Y. Han","year":"2005","unstructured":"Han, Y., Park, D., Chae, S., Lee, C.: Full fabrication simulation of 300mm wafer focused on AMHS (Automated material handling systems). In: Baik, D.-K. (ed.) AsiaSim 2004. LNCS (LNAI), vol.\u00a03398, pp. 514\u2013520. Springer, Heidelberg (2005)"},{"key":"37_CR7","doi-asserted-by":"crossref","unstructured":"Potoradi, J., Boon, O.S., Mason, S.J.: Using simulation-based scheduling to maximize demand fulfillment in a semiconductor assembly facility. In: Proceedings of the 2002 Winter Simulation Conference, pp. 1857\u20131861 (2002)","DOI":"10.1109\/WSC.2002.1166479"},{"key":"37_CR8","doi-asserted-by":"publisher","first-page":"390","DOI":"10.1016\/S0924-0136(00)00724-X","volume":"107","author":"T.M. Rupp","year":"2000","unstructured":"Rupp, T.M., Ristic, M.: Fine planning for supply chains in semiconductor manufacture. Journal of Material Processing Technology\u00a0107, 390\u2013397 (2000)","journal-title":"Journal of Material Processing Technology"},{"key":"37_CR9","doi-asserted-by":"publisher","first-page":"2009","DOI":"10.1016\/S0098-1354(00)00598-6","volume":"24","author":"F.D. Vargas-Villamil","year":"2000","unstructured":"Vargas-Villamil, F.D., Rivera, D.E.: Multilayer optimization and scheduling using model predictive control: application to reentrant semiconductor manufacturing lines. Computers and Chemical Engineering\u00a024, 2009\u20132021 (2000)","journal-title":"Computers and Chemical Engineering"},{"issue":"4","key":"37_CR10","doi-asserted-by":"publisher","first-page":"578","DOI":"10.1109\/TCST.2003.813368","volume":"11","author":"F.D. Vargas-Villamil","year":"2003","unstructured":"Vargas-Villamil, F.D., Rivera, D.E., Kempf, K.G.: A hierarchical approach to production control of reentrant semiconductor manufacturing lines. IEEE Transactions on Control systems Technology\u00a011(4), 578\u2013587 (2003)","journal-title":"IEEE Transactions on Control systems Technology"},{"key":"37_CR11","first-page":"167","volume":"34","author":"S. Kim","year":"2002","unstructured":"Kim, S., Yea, S.H., Kim, B.K.: Shift scheduling for steppers in the semiconductor wafer fabrication process. IIE Transactions\u00a034, 167\u2013177 (2002)","journal-title":"IIE Transactions"},{"issue":"5","key":"37_CR12","doi-asserted-by":"publisher","first-page":"599","DOI":"10.1109\/70.964661","volume":"17","author":"B.W. Hsieh","year":"2001","unstructured":"Hsieh, B.W., Chen, C.H., Chang, S.C.: Scheduling semiconductor wafer fabrication by using ordinal optimization-based simulation. IEEE Transactions on Robotics and Automation\u00a017(5), 599\u2013608 (2001)","journal-title":"IEEE Transactions on Robotics and Automation"}],"container-title":["Lecture Notes in Computer Science","Intelligent Information and Database Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-20042-7_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T03:13:38Z","timestamp":1741144418000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-20042-7_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642200410","9783642200427"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-20042-7_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}