{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:40:57Z","timestamp":1780674057967,"version":"3.54.1"},"publisher-location":"Berlin, Heidelberg","reference-count":46,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642217043","type":"print"},{"value":"9783642217050","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-21705-0_5","type":"book-chapter","created":{"date-parts":[[2011,7,26]],"date-time":"2011-07-26T01:46:02Z","timestamp":1311644762000},"page":"109-138","source":"Crossref","is-referenced-by-count":9,"title":["Evolutionary Algorithms in the Optimal Sizing of Analog Circuits"],"prefix":"10.1007","author":[{"given":"Esteban","family":"Tlelo-Cuautle","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ivick","family":"Guerra-G\u00f3mez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luis Gerardo","family":"de la Fraga","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georgina","family":"Flores-Becerra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Said","family":"Polanco-Martag\u00f3n","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mourad","family":"Fakhfakh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carlos Alberto","family":"Reyes-Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gustavo","family":"Rodr\u00edguez-G\u00f3mez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gerardo","family":"Reyes-Salgado","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"issue":"4","key":"5_CR1","first-page":"15","volume":"17","author":"D. Biolek","year":"2008","unstructured":"Biolek, D., Senani, R., Biolkova, V., Kolka, Z.: Active elements for analog signal processing: Classification, review, and new proposals. Radioengineering\u00a017(4), 15\u201332 (2008)","journal-title":"Radioengineering"},{"issue":"3","key":"5_CR2","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1007\/s00034-008-9030-2","volume":"27","author":"E. Tlelo-Cuautle","year":"2008","unstructured":"Tlelo-Cuautle, E., Duarte-Villase\u00f1or, M.A., Guerra-G\u00f3mez, I.: Automatic synthesis of VFs and VMs by applying genetic algorithms. Circuits, Systems, Signal Processing\u00a027(3), 391\u2013403 (2008)","journal-title":"Circuits, Systems, Signal Processing"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Tlelo-Cuautle, E., Duarte-Villase\u00f1or, M.A.: Evolutionary electronics: automatic synthesis of analog circuits by GAs. In: Yang Ang, B.L.T., Yin, S. (eds.) Success in Evolutionary Computation. SCI, pp. 165\u2013188. IGI Global (2008)","DOI":"10.1007\/978-3-540-76286-7_8"},{"issue":"3","key":"5_CR4","first-page":"217","volume":"10","author":"E. Tlelo-Cuautle","year":"2007","unstructured":"Tlelo-Cuautle, E., Duarte-Villase\u00f1or, M.A., Reyes-Garc\u00eda, C.A., Reyes-Salgado, G.: Automatic synthesis of electronic circuits using genetic algorithms. Computaci\u00f3n y Sistemas\u00a010(3), 217\u2013229 (2007)","journal-title":"Computaci\u00f3n y Sistemas"},{"issue":"11","key":"5_CR5","doi-asserted-by":"publisher","first-page":"411","DOI":"10.1587\/elex.5.411","volume":"5","author":"E. Tlelo-Cuautle","year":"2008","unstructured":"Tlelo-Cuautle, E., Moro-Fr\u00edas, D., S\u00e1nchez-L\u00f3pez, C., Duarte-Villase\u00f1or, M.A.: Synthesis of CCII-s by superimposing VFs and CFs through genetic operations. IEICE Electron. Express\u00a05(11), 411\u2013417 (2008)","journal-title":"IEICE Electron. Express"},{"issue":"8","key":"5_CR6","doi-asserted-by":"publisher","first-page":"1162","DOI":"10.1109\/TCAD.2009.2021034","volume":"28","author":"T. McConaghy","year":"2009","unstructured":"McConaghy, T., Gielen, G.G.E.: Template-Free Symbolic Performance Modeling of Analog Circuits via Canonical-Form Functions and Genetic Programming. IEEE Trans on Computer-Aided Design of integrated circuits\u00a028(8), 1162\u20131175 (2009)","journal-title":"IEEE Trans on Computer-Aided Design of integrated circuits"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"S\u00e1nchez-L\u00f3pez, C., Tlelo-Cuautle, E.: Symbolic Behavioral Model Generation of Current-Mode Analog Circuits. In: Proc. IEEE ISCAS, pp. 2761\u20132764 (2009)","DOI":"10.1109\/ISCAS.2009.5118374"},{"issue":"1","key":"5_CR8","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1016\/j.vlsi.2008.07.001","volume":"42","author":"E. Martens","year":"2009","unstructured":"Martens, E., Gielen, G.: ANTIGONE: Top-down creation of analog-to-digital converter architectures. Integration-The VLSI Journal\u00a042(1), 10\u201323 (2009)","journal-title":"Integration-The VLSI Journal"},{"key":"5_CR9","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1007\/s10470-008-9189-2","volume":"1-2","author":"C. Ramesh","year":"2008","unstructured":"Ramesh, C., Rusu, A., Ismail, M., Ismail, M., Skoglund, M.: System co-optimization in wireless receiver design with TrACS. Analog Integrated Circuits and Signal Processing\u00a01-2, 117\u2013127 (2008)","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Tlelo-Cuautle, E., Guerra-G\u00f3mez, I., Reyes-Garc\u00eda, C.A., Duarte-Villase\u00f1or, M.A.: Synthesis of Analog Circuits by Genetic Algorithms and their Optimization by Particle Swarm Optimization. In: Chiong, R. (ed.) Intelligent Systems for Automated Learning and Adaptation: Emerging Trends and Applications, pp. 173\u2013192. IGI Global (2010), doi:10.4018\/978-1-60566-798-0.ch008","DOI":"10.4018\/978-1-60566-798-0.ch008"},{"issue":"9","key":"5_CR11","doi-asserted-by":"publisher","first-page":"1281","DOI":"10.1109\/TCAD.2009.2023195","volume":"28","author":"T. McConaghy","year":"2009","unstructured":"McConaghy, T., Palmers, P., Steyaert, M., Gielen, G.: Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy. IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems\u00a028(9), 1281\u20131294 (2009)","journal-title":"IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"5_CR12","first-page":"1","volume":"14","author":"B. Liu","year":"2009","unstructured":"Liu, B., Fernandez, F.V., Gielen, G., Castro-L\u00f3pez, R., Roca, E.: A Memetic Approach to the Automatic Design of High-Performance Analog Integrated Circuits. ACM Trans on Design Automation of Electronic Systems\u00a014(3), 1\u201324 (2009)","journal-title":"ACM Trans on Design Automation of Electronic Systems"},{"issue":"2","key":"5_CR13","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1016\/j.vlsi.2007.06.001","volume":"41","author":"G. Gielen","year":"2008","unstructured":"Gielen, G., Martens, E.: Classification of analog synthesis tools based on their architecture selection mechanisms. Integration, the VLSI Journal\u00a041(2), 238\u2013252 (2008)","journal-title":"Integration, the VLSI Journal"},{"issue":"3","key":"5_CR14","doi-asserted-by":"publisher","first-page":"640","DOI":"10.1109\/JPROC.2006.889371","volume":"95","author":"R.A. Rutenbar","year":"2007","unstructured":"Rutenbar, R.A., Gielen, G., Roychowdhury, J.: Hierarchical modeling, optimization, and synthesis for system-level analog and RF designs. Proc. of the IEEE\u00a095(3), 640\u2013669 (2007)","journal-title":"Proc. of the IEEE"},{"issue":"6","key":"5_CR15","first-page":"265","volume":"5","author":"M. Fakhfakh","year":"2008","unstructured":"Fakhfakh, M., Masmoudi, S., Tlelo-Cuautle, E., Loulou, M.: Synthesis of switched current memory cells using the nullor approach and application to the design of high performance SI sigma delta modulators. WSEAS Trans. on Electronics, Special Issue: Modern circuit components for analogue signal processing and their applications\u00a05(6), 265\u2013273 (2008)","journal-title":"WSEAS Trans. on Electronics, Special Issue: Modern circuit components for analogue signal processing and their applications"},{"issue":"3","key":"5_CR16","doi-asserted-by":"publisher","first-page":"209","DOI":"10.1016\/j.aeue.2008.01.002","volume":"63","author":"S. Gupta","year":"2009","unstructured":"Gupta, S., Bhaskar, D., Senani, R.: New voltage controlled oscillators using CFOAs. AEU-Int. J. of Electronics and Communications\u00a063(3), 209\u2013217 (2009)","journal-title":"AEU-Int. J. of Electronics and Communications"},{"issue":"8","key":"5_CR17","doi-asserted-by":"publisher","first-page":"953","DOI":"10.1002\/cta.479","volume":"36","author":"H. Alzaher","year":"2008","unstructured":"Alzaher, H.: CMOS digitally programmable quadrature oscillators. Int. Journal of Circuit Theory and Applications\u00a036(8), 953\u2013966 (2008)","journal-title":"Int. Journal of Circuit Theory and Applications"},{"issue":"17","key":"5_CR18","doi-asserted-by":"publisher","first-page":"657","DOI":"10.1587\/elex.5.657","volume":"5","author":"C. S\u00e1nchez-L\u00f3pez","year":"2008","unstructured":"S\u00e1nchez-L\u00f3pez, C., Castro-Hern\u00e1ndez, A., Perez-Trejo, A.: Experimental verification of the chua\u2019s circuit designed with UGC. IEICE Electron. Express\u00a05(17), 657\u2013661 (2008)","journal-title":"IEICE Electron. Express"},{"issue":"1-2","key":"5_CR19","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1007\/s11071-009-9652-3","volume":"61","author":"C. S\u00e1nchez-L\u00f3pez","year":"2010","unstructured":"S\u00e1nchez-L\u00f3pez, C., Trejo-Guerra, R., Mu\u00f1oz-Pacheco, J.M., Tlelo-Cuautle, E.: N-scroll chaotic attractors from saturated functions employing CCII+s. Nonlinear Dynamics\u00a061(1-2), 331\u2013341 (2010), doi:10.1007\/s11071-009-9652-3.","journal-title":"Nonlinear Dynamics"},{"issue":"12","key":"5_CR20","doi-asserted-by":"publisher","first-page":"4217","DOI":"10.1142\/S0218127409025304","volume":"19","author":"R. Trejo-Guerra","year":"2009","unstructured":"Trejo-Guerra, R., Tlelo-Cuautle, E., Cruz-Hern\u00e1ndez, C., S\u00e1nchez-L\u00f3pez, C.: Chaotic communication system using Chua\u2019s oscillators realized with CCII+s. Int. Journal of Bifurcations and Chaos\u00a019(12), 4217\u20134226 (2009)","journal-title":"Int. Journal of Bifurcations and Chaos"},{"issue":"2","key":"5_CR21","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1049\/el:20091795","volume":"45","author":"R. Castro-L\u00f3pez","year":"2009","unstructured":"Castro-L\u00f3pez, R., Roca, E., Fern\u00e1ndez, F.V.: Multimode pareto fronts for design of reconfigurable analogue circuits. Electronics Letters\u00a045(2), 95\u201396 (2009)","journal-title":"Electronics Letters"},{"issue":"2","key":"5_CR22","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1016\/j.vlsi.2008.04.003","volume":"42","author":"B. Liu","year":"2009","unstructured":"Liu, B., Wanga, Y., Yu, Z., Liu, L., Li, M., Wanga, Z., Lu, J., Fern\u00e1ndez, F.V.: Analog circuit optimization system based on hybrid evolutionary algorithms. Integration, the VLSI Journal\u00a042(2), 137\u2013148 (2009)","journal-title":"Integration, the VLSI Journal"},{"key":"5_CR23","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1016\/j.mejo.2008.07.007","volume":"40","author":"M. Fakhfakh","year":"2009","unstructured":"Fakhfakh, M.: A novel alienor-based heuristic for the optimal design of analog circuits. Microelectronics Journal\u00a040, 141\u2013148 (2009)","journal-title":"Microelectronics Journal"},{"key":"5_CR24","doi-asserted-by":"crossref","unstructured":"Guerra-G\u00f3mez, I., Tlelo-Cuautle, E., Li, P., Gielen, G.: Simulation-based optimization of UGCs performances. In: IEEE Int. Caribbean Conference on Devices, Circuits and Systems (2008)","DOI":"10.1109\/ICCDCS.2008.4542635"},{"key":"5_CR25","doi-asserted-by":"crossref","unstructured":"Eeckelaert, T., McConaghy, T., Gielen, G.: Efficient multiobjective synthesis of analog circuits using hierarchical Pareto-optimal performance hypersurfaces. In: Proc. Design Automation and Test in Europe, vol.\u00a02(1), pp. 1070\u20131075 (2005)","DOI":"10.1109\/DATE.2005.129"},{"issue":"1","key":"5_CR26","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1007\/s10470-009-9361-3","volume":"63","author":"M. Fakhfakh","year":"2010","unstructured":"Fakhfakh, M., Cooren, Y., Sallem, A., Loulou, M., Siarry, P.: Analog Circuit Design Optimization through the Particle Swarm Optimization Technique. Analog Integrated Circuits and Signal Processing\u00a063(1), 71\u201382 (2010), doi:10.1007\/s10470-009-9361-3.","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"5_CR27","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1007\/BF01238887","volume":"6","author":"F. Medeiro","year":"1994","unstructured":"Medeiro, F., Rodr\u00edguez-Mac\u00edas, R., Fern\u00e1ndez, F.V., Dom\u00ednguez-Castro, R., Huertas, J.L., Rodr\u00edguez-V\u00e1zquez, A.: Global design of analog cells using statistical optimization techniques. Analog Integrated Circuits and Signal Processing\u00a06, 179\u2013195 (1994)","journal-title":"Analog Integrated Circuits and Signal Processing"},{"issue":"1","key":"5_CR28","doi-asserted-by":"publisher","first-page":"136","DOI":"10.1016\/j.vlsi.2009.09.001","volume":"43","author":"M. Barros","year":"2010","unstructured":"Barros, M., Guilherme, J., Horta, N.: Analog circuits optimization based on evolutionary computation techniques in Integration. The VLSI Journal\u00a043(1), 136\u2013155 (2010)","journal-title":"The VLSI Journal"},{"issue":"2","key":"5_CR29","doi-asserted-by":"publisher","first-page":"182","DOI":"10.1109\/4235.996017","volume":"6","author":"K. Deb","year":"2002","unstructured":"Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Trans. Evolutionary Computation\u00a06(2), 182\u2013197 (2002)","journal-title":"IEEE Trans. Evolutionary Computation"},{"issue":"2","key":"5_CR30","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1162\/106365600568202","volume":"8","author":"E. Zitzler","year":"2000","unstructured":"Zitzler, E., Deb, K., Thiele, L.: Comparison of multiobjective evolutionary algorithms: Empirical results. IEEE Trans. Evolutionary Computation\u00a08(2), 173\u2013195 (2000)","journal-title":"IEEE Trans. Evolutionary Computation"},{"issue":"2","key":"5_CR31","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1109\/TEVC.2008.925798","volume":"13","author":"H. Li","year":"2009","unstructured":"Li, H., Zhang, Q.: Multiobjective optimization problems with complicated pareto sets, MOEA\/D and NSGA-II. IEEE Trans. Evolutionary Computation\u00a013(2), 284\u2013302 (2009)","journal-title":"IEEE Trans. Evolutionary Computation"},{"issue":"1","key":"5_CR32","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1007\/s10898-008-9307-9","volume":"44","author":"J. Olensek","year":"2008","unstructured":"Olensek, J., Burmen, A., Puhan, J., Tuma, T.: DESA: a new hybrid global optimization method and its application to analog integrated circuit sizing. Journal of Global Optimization\u00a044(1), 53\u201377 (2008)","journal-title":"Journal of Global Optimization"},{"key":"5_CR33","first-page":"364","volume-title":"6th International Conference on Electrical and Electronics Engineering","author":"I. Guerra-G\u00f3mez","year":"2009","unstructured":"Guerra-G\u00f3mez, I., Tlelo-Cuautle, E., Reyes-Garc\u00eda, C.A., Reyes-Salgado, G., de la Fraga, L.G.: Non-sorting genetic algorithm in the optimization of unity-gain cells. In: 6th International Conference on Electrical and Electronics Engineering, Toluca, Mexico, November 11-13, pp. 364\u2013367. IEEE Press, Los Alamitos (2009)"},{"key":"5_CR34","doi-asserted-by":"crossref","unstructured":"Guerra-G\u00f3mez, I., Tlelo-Cuautle, E., McConaghy, T., Gielen, G.: Optimizing current conveyors by evolutionary algorithms including differential evolution. In: IEEE ICECS Special Session: Applications of Evolutionary Computation Techniques to Analog, Mixed-Signal and RF Circuit Design, Hammamet, Tunisia, December 13-16, pp. 259\u2013262 (2009)","DOI":"10.1109\/ICECS.2009.5410989"},{"key":"5_CR35","doi-asserted-by":"crossref","unstructured":"Roca, I., Fakhfakh, M., Castro-L\u00f3pez, R., Fern\u00e1ndez, F.V.: Applications of Evolutionary Computation Techniques to Analog, Mixed-Signal and RF Circuit Design An Overview. In: IEEE ICECS Special Session: Applications of Evolutionary Computation Techniques to Analog, Mixed-Signal and RF Circuit Design, Hammamet, Tunisia, December 13-16, pp. 251\u2013254 (2009)","DOI":"10.1109\/ICECS.2009.5410987"},{"key":"5_CR36","doi-asserted-by":"crossref","unstructured":"Guerra-G\u00f3mez, I., Tlelo-Cuautle, E., McConaghy, T., Gielen, G.: Decomposition-Based Multi-Objective Optimization of Second Generation Current Conveyors. In: IEEE MWSCAS, pp. 220\u2013223 (2009)","DOI":"10.1109\/MWSCAS.2009.5236112"},{"key":"5_CR37","doi-asserted-by":"crossref","unstructured":"Polanco-Martag\u00f3n, S., Flores-Becerra, G., Tlelo-Cuautle, E.: Computing Optimum Sizes of a Voltage Follower using Fuzzy Sets. In: Tlelo-Cuautle, E., Polanco-Martag\u00f3n, S. (eds.) IEEE MWSCAS, Applying Fuzzy Sets Intersection in the Sizing of Voltage Followers, LANMR, vol.\u00a0533, pp.209\u2013216, 216\u2013219 (2009), http:\/\/CEUR-WS.org\/Vol-533\/","DOI":"10.1109\/MWSCAS.2009.5236115"},{"key":"5_CR38","doi-asserted-by":"crossref","unstructured":"Polanco-Martag\u00f3n, S., Flores-Becerra, G., Tlelo-Cuautle, E.: Fuzzy Set Based Approach to Compute Optimum Sizes of Voltage Followers. In: IEEE ICECS, Hammamet, Tunisia, December 13-16, pp. 844\u2013847 (2009)","DOI":"10.1109\/ICECS.2009.5410759"},{"issue":"8-9","key":"5_CR39","doi-asserted-by":"publisher","first-page":"1576","DOI":"10.1016\/j.microrel.2008.06.016","volume":"48","author":"E. Maricau","year":"2008","unstructured":"Maricau, E., De Wit, P., Gielen, G.: An analytical model for hot carrier degradation in nanoscale CMOS suitable for the simulation of degradation in analog IC applications. Microelectronics Reliability\u00a048(8-9), 1576\u20131580 (2008)","journal-title":"Microelectronics Reliability"},{"issue":"11","key":"5_CR40","doi-asserted-by":"publisher","first-page":"1627","DOI":"10.1109\/TCAD.2009.2030351","volume":"28","author":"T. McConaghy","year":"2009","unstructured":"McConaghy, T., Gielen, G.G.E.: Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy. IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems\u00a028(11), 1627\u20131640 (2009)","journal-title":"IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems"},{"key":"5_CR41","doi-asserted-by":"crossref","unstructured":"Torres-Mu\u00f1oz, D., Tlelo-Cuautle, E.: Automatic biasing and sizing of CMOS analog integrated circuits. In: IEEE MWSCAS, pp. 915\u2013918 (2005)","DOI":"10.1109\/MWSCAS.2005.1594251"},{"key":"5_CR42","doi-asserted-by":"crossref","unstructured":"Storn, R., Price, K.: Minimizing the real functions of the ICEC\u201996 contest by Differential Evolution. In: IEEE International Conference on Evolutionary Computation, pp. 842\u2013844 (1996)","DOI":"10.1109\/ICEC.1996.542711"},{"key":"5_CR43","volume-title":"Diferential Evolution Research \u2013 Trends and Open Questions in Advances in Differential Evolution","author":"R. Storn","year":"2008","unstructured":"Storn, R.: Diferential Evolution Research \u2013 Trends and Open Questions in Advances in Differential Evolution. Springer, Heidelberg (2008)"},{"key":"5_CR44","doi-asserted-by":"crossref","unstructured":"Zhang, J., Sanderson, A.C.: JADE: Self-Adaptive Differential Evolution with Fast and Reliable Convergence Performance. In: 2007 IEEE Congress on Evolutionary Computation, pp. 2251\u20132258 (2007)","DOI":"10.1109\/CEC.2007.4424751"},{"key":"5_CR45","series-title":"Lecture Notes in Artificial Intelligence","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1007\/978-3-540-30549-1_74","volume-title":"AI 2004: Advances in Artificial Intelligence","author":"A.W. Iorio","year":"2004","unstructured":"Iorio, A.W., Li, X.: Solving rotated multi-objective optimization problems using differential evolution. In: Webb, G.I., Yu, X. (eds.) AI 2004. LNCS (LNAI), vol.\u00a03339, pp. 861\u2013872. Springer, Heidelberg (2004)"},{"issue":"6","key":"5_CR46","doi-asserted-by":"publisher","first-page":"712","DOI":"10.1109\/TEVC.2007.892759","volume":"11","author":"Q. Zhang","year":"2007","unstructured":"Zhang, Q., Hui, L.: MOEA\/D: A Multiobjective Evolutionary Algorithm Based on Decomposition. IEEE Transactions on Evolutionary Computation\u00a011(6), 712\u2013731 (2007)","journal-title":"IEEE Transactions on Evolutionary Computation"}],"container-title":["Studies in Computational Intelligence","Intelligent Computational Optimization in Engineering"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-21705-0_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T12:17:25Z","timestamp":1741349845000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-21705-0_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642217043","9783642217050"],"references-count":46,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-21705-0_5","relation":{},"ISSN":["1860-949X","1860-9503"],"issn-type":[{"value":"1860-949X","type":"print"},{"value":"1860-9503","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}