{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T04:02:03Z","timestamp":1725595323185},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642218774"},{"type":"electronic","value":"9783642218781"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-21878-1_45","type":"book-chapter","created":{"date-parts":[[2011,7,13]],"date-time":"2011-07-13T07:10:15Z","timestamp":1310541015000},"page":"365-372","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["GPU-to-CPU Callbacks"],"prefix":"10.1007","author":[{"given":"Jeff A.","family":"Stuart","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Cox","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John D.","family":"Owens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"45_CR1","unstructured":"Advanced Micro Devices. Coming soon: The AMD fusion family of APUs"},{"issue":"5","key":"45_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1618452.1618499","volume":"153","author":"Q. Hou","year":"2009","unstructured":"Hou, Q., Zhou, K., Guo, B.: Debugging GPU stream programs through automatic dataflow recording and visualization. ACM Transactions on Graphics\u00a0153(5), 153:1\u2013153:11 (2009)","journal-title":"ACM Transactions on Graphics"},{"key":"45_CR3","unstructured":"NVIDIA Corporation. CUDA-GDB: The NVIDIA CUDA debugger (2008), \n                    \n                      http:\/\/developer.download.nvidia.com\/compute\/cuda\/2_1\/cudagdb\/CUDA_GDB_User_Manual.pdf"},{"key":"45_CR4","unstructured":"NVIDIA Corporation. NVIDIA CUDA compute unified device architecture programming guide (February 2010), \n                    \n                      http:\/\/developer.nvidia.com\/cuda"},{"key":"45_CR5","doi-asserted-by":"crossref","unstructured":"Stuart, J.A., Owens, J.D.: Message passing on data-parallel architectures. In: Proceedings of the 23rd IEEE International Parallel and Distributed Processing Symposium (May 2009)","DOI":"10.1109\/IPDPS.2009.5161065"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2010 Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-21878-1_45","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,19]],"date-time":"2020-04-19T20:36:58Z","timestamp":1587328618000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-21878-1_45"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642218774","9783642218781"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-21878-1_45","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}