{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T01:28:39Z","timestamp":1725586119237},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642219337"},{"type":"electronic","value":"9783642219344"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-21934-4_47","type":"book-chapter","created":{"date-parts":[[2011,6,17]],"date-time":"2011-06-17T14:12:27Z","timestamp":1308319947000},"page":"577-592","source":"Crossref","is-referenced-by-count":0,"title":["Practical and Effective Domain-Specific Function Unit Design for CGRA"],"prefix":"10.1007","author":[{"given":"Ming","family":"Yan","sequence":"first","affiliation":[]},{"given":"Ziyu","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Liu","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Sikun","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"47_CR1","doi-asserted-by":"crossref","unstructured":"Lee, M.H., Singh, H., Lu, G.M., Bagherzadeh, N., et al.: Design and Implementation of the MorphoSys Reconfigurable Computing Processor. J. VLSI Signal Process. Syst, 147\u2013164 (2000)","DOI":"10.1007\/978-1-4615-4417-3_3"},{"key":"47_CR2","doi-asserted-by":"crossref","unstructured":"Goldstein, S.C., Schmit, H., Moe, M., Budiu, M., et al.: PipeRench: a co\/processor for streaming multimedia acceleration. In: ISCA 1999: Proceedings of the 26th Annual International Symposium on Computer Architecture, pp. 28\u201339 (1999)","DOI":"10.1145\/307338.300982"},{"key":"47_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume-title":"Field Programmable Logic and Application","author":"B. Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: ADRES An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Recon?gurable Matrix. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 61\u201370. Springer, Heidelberg (2003)"},{"issue":"1","key":"47_CR4","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1109\/TVLSI.2007.912133","volume":"16","author":"S. Khawam","year":"2008","unstructured":"Khawam, S., Nousias, I., Milward, M., Yi, Y., Muir, M., Arslan, T.: The Reconfigurable Instruction Cell Array. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a016(1), 75\u201385 (2008)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"4","key":"47_CR5","doi-asserted-by":"publisher","first-page":"605","DOI":"10.1145\/605440.605446","volume":"7","author":"R. Kastner","year":"2002","unstructured":"Kastner, R., Bozorgzadeh, E.: Instruction Generation for Hybrid Reconfigurable Systems. ACM Transactions on Design Automation of Electronic Systems\u00a07(4), 605\u2013627 (2002)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"47_CR6","doi-asserted-by":"crossref","unstructured":"Atasu, K., Pozzi, L., Ienne, P.: Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints. In: DAC 2003, pp. 1\u20136 (2003)","DOI":"10.1145\/775832.775897"},{"issue":"10","key":"47_CR7","doi-asserted-by":"publisher","first-page":"1258","DOI":"10.1109\/TC.2005.156","volume":"54","author":"N. Clark","year":"2005","unstructured":"Clark, N., Zhong, H., Mahlke, S.: Automated Custom Instruction Generation for Domain-Specific Processor Acceleration. IEEE Transactions on Computer\u00a054(10), 1258\u20131271 (2005)","journal-title":"IEEE Transactions on Computer"},{"issue":"7","key":"47_CR8","doi-asserted-by":"publisher","first-page":"1209","DOI":"10.1109\/TCAD.2005.855950","volume":"25","author":"L. Pozzi","year":"2006","unstructured":"Pozzi, L., Atasu, K., Ienne, P.: Exact and Approximate Algorithms for the Extension of Embedded Processor Instruction Sets. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems\u00a025(7), 1209\u20131230 (2006)","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"47_CR9","doi-asserted-by":"crossref","unstructured":"Pothineni, N., Kumar, A., Paul, K.: Application Specific Datapath Extension with Distributed I\/O Functional Units. In: 20th VLSI Design - 6th Embedded Systems, pp. 551\u2013556 (2007)","DOI":"10.1109\/VLSID.2007.40"},{"key":"47_CR10","doi-asserted-by":"crossref","unstructured":"Bonzini, P., Pozzi, L.: Polynomial-Time Subgraph Enumeration for Automated Instruction Set Extension. In: DATE 2007, pp. 1331\u20131336 (2007)","DOI":"10.1109\/DATE.2007.364482"},{"issue":"2","key":"47_CR11","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1109\/TCAD.2006.883915","volume":"26","author":"X. Chen","year":"2007","unstructured":"Chen, X., Maskell, D.L., Sun, Y.: Fast Identification of Custom Instructions for Extensible Processors. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems\u00a026(2), 359\u2013368 (2007)","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"47_CR12","doi-asserted-by":"publisher","first-page":"528","DOI":"10.1109\/TCAD.2008.915536","volume":"27","author":"K. Atasu","year":"2008","unstructured":"Atasu, K., Ozturan, C., Dundar, G., Mencer, O., Luk, W.: CHIPS: Custom hardware instruction processor synthesis. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems\u00a027(3), 528\u2013541 (2008)","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"47_CR13","doi-asserted-by":"crossref","unstructured":"Verma, A.K., Brisk, P., Ienne, P.: Fast, quasi-optimal, and pipelined instruction-set extensions. In: Proceedings of the 2008 Asia and South Pacific Design Automation Conference, pp. 334\u2013339 (2008)","DOI":"10.1109\/ASPDAC.2008.4483970"},{"key":"47_CR14","doi-asserted-by":"crossref","unstructured":"Atasu, K., Mencer, O., Luk, W., Ozturan, C.: Fast Custom Instruction Identification by Convex Subgraph Enumeration. In: ASAP 2008, pp. 1\u20136 (2008)","DOI":"10.1109\/ASAP.2008.4580145"},{"key":"47_CR15","doi-asserted-by":"crossref","unstructured":"Li, T., Sun, Z., Jigang, W., Lu, X.: Fast Enumeration of Maximal Valid Subgraphs for Custom-instruction Identification. In: CASES 2009, pp. 1\u20138 (2009)","DOI":"10.1145\/1629395.1629402"},{"key":"47_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.sysarc.2008.06.003","volume":"55","author":"S.-K. Lam","year":"2009","unstructured":"Lam, S.-K., Srikanthan, T.: Rapid design of area-efficient custom instructions for reconfigurable embedded processing. Journal of Systems Architecture\u00a055, 1\u201314 (2009)","journal-title":"Journal of Systems Architecture"}],"container-title":["Lecture Notes in Computer Science","Computational Science and Its Applications - ICCSA 2011"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-21934-4_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T17:00:12Z","timestamp":1560272412000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-21934-4_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642219337","9783642219344"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-21934-4_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}