{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:53:32Z","timestamp":1725594812778},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642221095"},{"type":"electronic","value":"9783642221101"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-22110-1_51","type":"book-chapter","created":{"date-parts":[[2011,7,4]],"date-time":"2011-07-04T09:08:45Z","timestamp":1309770525000},"page":"633-648","source":"Crossref","is-referenced-by-count":1,"title":["Complete Formal Hardware Verification of Interfaces for a FlexRay-Like Bus"],"prefix":"10.1007","author":[{"given":"Christian","family":"M\u00fcller","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Paul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"51_CR1","unstructured":"Formal proof of a FlexRay-like bus interface, \n                  \n                    http:\/\/www-wjp.cs.uni-sb.de\/~cm\/abc.html"},{"key":"51_CR2","first-page":"175","volume-title":"MEMOCODE 2008","author":"E. Alkassar","year":"2008","unstructured":"Alkassar, E., Boehm, P., Knapp, S.: Correctness of a fault-tolerant real-time scheduler algorithm and its hardware implementation. In: MEMOCODE 2008, pp. 175\u2013186. IEEE Computer Society Press, Los Alamitos (2008)"},{"key":"51_CR3","unstructured":"B\u00f6hm, P.: Formal Verification of a Clock Synchronization Method in a Distributed Automotive System. Master\u2019s thesis, Saarland University (2007)"},{"key":"51_CR4","unstructured":"Brown, G., Pike, L.: Automated verification and refinement for physical-layer protocols. Formal Aspects of Computing, 1\u201324 (2010)"},{"key":"51_CR5","unstructured":"FlexRay Consortium. FlexRay \u2013 the communication system for advanced automotive control applications (2006 ),\n                  \n                    http:\/\/www.flexray.com\/"},{"key":"51_CR6","unstructured":"Endres, E.: FlexRay \u00e4hnliche Kommunikation zwischen FPGA-Boards. Master\u2019s thesis, Wissenschaftliche Arbeit, Saarland University, Saarbr\u00fccken (2009)"},{"key":"51_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1007\/978-3-540-71322-7_3","volume-title":"Program Analysis and Compilation, Theory and Practice","author":"S. Knapp","year":"2007","unstructured":"Knapp, S., Paul, W.: Realistic worst-case execution time analysis in the context of pervasive system verification. In: Reps, T., Sagiv, M., Bauer, J. (eds.) Wilhelm Festschrift. LNCS, vol.\u00a04444, pp. 53\u201381. Springer, Heidelberg (2007)"},{"key":"51_CR8","unstructured":"Pfeifer, H.: Formal Analysis of Fault-Tolerant Algorithms in the Time-Triggered Architecture. PhD thesis, Universit\u00e4t Ulm, Germany (2003)"},{"key":"51_CR9","unstructured":"Pike, L.: Formal Verification of Time-Triggered Systems. PhD thesis, Indiana University (2006), \n                  \n                    http:\/\/www.cs.indiana.edu\/~lepike\/phd.html"},{"key":"51_CR10","first-page":"231","volume-title":"FMCAD 2007","author":"L. Pike","year":"2007","unstructured":"Pike, L.: Modeling time-triggered protocols and verifying their real-time schedules. In: FMCAD 2007, pp. 231\u2013238. IEEE, Los Alamitos (2007)"},{"issue":"5","key":"51_CR11","doi-asserted-by":"publisher","first-page":"651","DOI":"10.1109\/32.815324","volume":"25","author":"J. Rushby","year":"1999","unstructured":"Rushby, J.: Systematic formal verification for fault-tolerant time-triggered algorithms. IEEE Transactions on Software Engineering\u00a025(5), 651\u2013660 (1999)","journal-title":"IEEE Transactions on Software Engineering"},{"key":"51_CR12","doi-asserted-by":"crossref","unstructured":"Schmaltz, J.: A Formal Model of Clock Domain Crossing and Automated Verification of Time-Triggered Hardware. In: FMCAD 2007 (2007)","DOI":"10.1109\/FAMCAD.2007.22"},{"key":"51_CR13","unstructured":"Tverdyshev, S., Shadrin, A.: Formal verification of gate-level computer systems. In: LFM 2008, NASA (2008)"},{"key":"51_CR14","first-page":"164","volume-title":"TIME 2008","author":"S. Tverdyshev","year":"2008","unstructured":"Tverdyshev, S., Alkassar, E.: Efficient bit-level model reductions for automated hardware verification. In: TIME 2008, pp. 164\u2013172. IEEE, Los Alamitos (2008)"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-22110-1_51","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,29]],"date-time":"2019-03-29T19:12:58Z","timestamp":1553886778000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-22110-1_51"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642221095","9783642221101"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-22110-1_51","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}