{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:45:30Z","timestamp":1725594330606},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642221842"},{"type":"electronic","value":"9783642221859"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-22185-9_9","type":"book-chapter","created":{"date-parts":[[2011,6,30]],"date-time":"2011-06-30T11:24:50Z","timestamp":1309433090000},"page":"93-104","source":"Crossref","is-referenced-by-count":2,"title":["Improved-XY: A High Performance Wormhole-Switched Routing Algorithm for Irregular 2-D Mesh NoC"],"prefix":"10.1007","author":[{"given":"Ladan","family":"Momeni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arshin","family":"Rezazadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davood","family":"Abednejad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"5","key":"9_CR1","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1109\/MDT.2005.111","volume":"22","author":"A. Ivanov","year":"2005","unstructured":"Ivanov, A., De Micheli, G.: The Network-on-Chip Paradigm in Practice and Research. IEEE Design and Test of Computers\u00a022(5), 399\u2013403 (2005)","journal-title":"IEEE Design and Test of Computers"},{"issue":"1","key":"9_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T. Bjerregaard","year":"2006","unstructured":"Bjerregaard, T., Mahadevan, S.: A Survey of Research and Practices of Network-on-Chip. ACM Computing Surveys\u00a038(1), 1\u201351 (2006)","journal-title":"ACM Computing Surveys"},{"issue":"8","key":"9_CR3","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/TC.2005.134","volume":"54","author":"P. Pande","year":"2005","unstructured":"Pande, P., Grecu, C., Jones, M., et al.: Performance Evaluation and Design Trade-Offs for Network-on- Chip Interconnect Architectures. IEEE Trans. Computers\u00a054(8), 1025\u20131040 (2005)","journal-title":"IEEE Trans. Computers"},{"issue":"3","key":"9_CR4","doi-asserted-by":"publisher","first-page":"316","DOI":"10.1109\/TPDS.2008.106","volume":"20","author":"M. Palesi","year":"2009","unstructured":"Palesi, M., Holsmark, R., Kumar, S., et al.: Kumar, Sh., et al.: Application Specific Routing Algorithms for Networks on Chip. IEEE Trans. on Parallel and Distributed Systems\u00a020(3), 316\u2013330 (2009)","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Guerrier, P., Greiner, A.: A generic architecture for on-chip packet-switched interconnections. In: Proceedings Design Automation and Test in Europe Conference and Exhibition, Paris, France, March 2000, pp. 250\u2013256 (2000)","DOI":"10.1145\/343647.343776"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Srinivasan, K., Chatha, K.S.: A technique for low energy mapping and routing in network-on-chip architectures. In: ISLPED 2005, California, USA, August 2005 , pp. 387\u2013392( 2005)","DOI":"10.1145\/1077603.1077695"},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"Ali, M., Welzl, M., Zwicknagl, M., et al.: Considerations for fault-tolerant network on chips. In: The 17th International Conference on Microelectronics, December 2005, pp. 178\u2013182 (2005)","DOI":"10.1109\/ICM.2005.1590063"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Matsutani, H., Koibuchi, M., Yamada, Y., et al.: Non-minimal routing strategy for application-specific networks-on-chips. In: ICPP 2005, International Conference Workshops on Parallel Proceeding, June 2005, pp. 273\u2013280 (2005)","DOI":"10.1109\/ICPPW.2005.59"},{"issue":"5","key":"9_CR9","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"36","author":"W.J. Dally","year":"1987","unstructured":"Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. on Computers\u00a036(5), 547\u2013553 (1987)","journal-title":"IEEE Trans. on Computers"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Rezazadeh, A., Fathy, M.: An Enhanced Fault-Tolerant Routing Algorithm for Mesh Network-on-Chip. In: International Conference on Embedded Software and Systems, pp. 505\u2013510 (2009)","DOI":"10.1109\/ICESS.2009.89"},{"key":"9_CR11","first-page":"81","volume-title":"2nd International Conference on Contemporary Computing (IC3-2009), Communications in Computer and Information Science (CCIS)","author":"A. Rezazadeh","year":"2009","unstructured":"Rezazadeh, A., Fathy, M.: Throughput Considerations of Fault-Tolerant Routing in Network-on-Chip. In: 2nd International Conference on Contemporary Computing (IC3-2009), Communications in Computer and Information Science (CCIS), pp. 81\u201392. Springer, Heidelberg (2009)"},{"issue":"7","key":"9_CR12","doi-asserted-by":"publisher","first-page":"848","DOI":"10.1109\/12.392844","volume":"44","author":"R.V. Boppana","year":"1995","unstructured":"Boppana, R.V., Chalasani, S.: Fault-tolerant wormhole routing algorithms for mesh networks. IEEE Trans. Computers\u00a044(7), 848\u2013864 (1995)","journal-title":"IEEE Trans. Computers"},{"key":"9_CR13","volume-title":"Interconnection networks: An engineering approach","author":"J. Duato","year":"2003","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection networks: An engineering approach. Morgan Kaufmann, San Francisco (2003)"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proceedings Design Automation Conference, USA, June 2001, pp. 684\u2013689 (2001)","DOI":"10.1109\/DAC.2001.935594"},{"issue":"9","key":"9_CR15","doi-asserted-by":"publisher","first-page":"1154","DOI":"10.1109\/TC.2003.1228511","volume":"52","author":"J. Wu","year":"2003","unstructured":"Wu, J.: A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model. IEEE Trans. on Computers\u00a052(9), 1154\u20131169 (September 2003)","journal-title":"IEEE Trans. on Computers"},{"issue":"9","key":"9_CR16","doi-asserted-by":"publisher","first-page":"1156","DOI":"10.1109\/TC.2008.60","volume":"57","author":"S..Y. Lin","year":"2008","unstructured":"Lin, S.Y., Huang, C. H., Chao, C.H., Wu, A.: Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip Networks. IEEE Trans. On Computers\u00a057(9), 1156\u20131168 (2008)","journal-title":"IEEE Trans. On Computers"},{"issue":"7","key":"9_CR17","doi-asserted-by":"publisher","first-page":"729","DOI":"10.1109\/71.877831","volume":"11","author":"G.M. Chiu","year":"2000","unstructured":"Chiu, G.M.: The Odd-Even Turn Model for Adaptive Routing. IEEE Trans. on Parallel and Distributed Systems\u00a011(7), 729\u2013737 (2000)","journal-title":"IEEE Trans. on Parallel and Distributed Systems"}],"container-title":["Communications in Computer and Information Science","Networked Digital Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-22185-9_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,12]],"date-time":"2019-06-12T15:16:07Z","timestamp":1560352567000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-22185-9_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642221842","9783642221859"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-22185-9_9","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}