{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:53:14Z","timestamp":1725594794223},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642225765"},{"type":"electronic","value":"9783642225772"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-22577-2_23","type":"book-chapter","created":{"date-parts":[[2011,7,6]],"date-time":"2011-07-06T12:41:43Z","timestamp":1309956103000},"page":"159-168","source":"Crossref","is-referenced-by-count":6,"title":["Design of CMOS Energy Efficient Single Bit Full Adders"],"prefix":"10.1007","author":[{"given":"Manoj","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sujata","family":"Pandey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandeep K.","family":"Arya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"23_CR1","doi-asserted-by":"publisher","first-page":"851","DOI":"10.1016\/j.mejo.2006.03.008","volume":"37","author":"N. Ekekwe","year":"2006","unstructured":"Ekekwe, N., Cummings, R.E.: Power Dissipation Sources and Possible Control Techniques in Deep Ultra Submicron CMOS Technologies. Microelectronics Journals\u00a037, 851\u2013860 (2006)","journal-title":"Microelectronics Journals"},{"key":"23_CR2","volume-title":"CMOS Digital Integrated Circuits","author":"Y. Leblebici","year":"1999","unstructured":"Leblebici, Y., Kang, S.M.: CMOS Digital Integrated Circuits, 2nd edn. Mc Graw Hill, Singapore (1999)","edition":"2"},{"key":"23_CR3","volume-title":"Principles of CMOS VLSI Design, A System Perspective","author":"N. Weste","year":"1993","unstructured":"Weste, N., Eshraghian, K.: Principles of CMOS VLSI Design, A System Perspective. Addison-Wesley, Reading (1993)"},{"issue":"7","key":"23_CR4","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R. Zimmermann","year":"1997","unstructured":"Zimmermann, R., Fichtner, W.: Low-Power Logic Styles: CMOS versus Pass-Transistor Logic. IEEE J. Solid State Circuits\u00a032(7), 1079\u20131090 (1997)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"23_CR5","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/92.988727","volume":"10","author":"A.M. Shams","year":"2002","unstructured":"Shams, A.M., Darwish, T.K., Bayoumi, M.A.: Performance Analysis of Low-Power 1-Bit CMOS Full Adder Cells. IEEE Transactions on Very Large Scale Integrations (VLSI) Systems\u00a010(1), 20\u201329 (2002)","journal-title":"IEEE Transactions on Very Large Scale Integrations (VLSI) Systems"},{"key":"23_CR6","unstructured":"Adu-Shama, E., Bayoumi, M.: A New Cell for Low Power Adders. In: IEEE International Symposium on Circuits and Systems, pp. 1014\u20131017 (1996)"},{"issue":"5","key":"23_CR7","doi-asserted-by":"publisher","first-page":"840","DOI":"10.1109\/4.133177","volume":"27","author":"N. Zhuang","year":"1992","unstructured":"Zhuang, N., Wu, H.: A new design of the CMOS full adder. IEEE J. Solid-State Circuits\u00a027(5), 840\u2013844 (1992)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"23_CR8","doi-asserted-by":"publisher","first-page":"345","DOI":"10.1109\/TCSII.2004.831429","volume":"51","author":"Y.J. Al-Sheraidah","year":"2004","unstructured":"Al-Sheraidah, Y.J., Yuke Wang Sha, A., Jin-Gyun Chung, E.: A Novel Multiplexer-Based Low-Power Full Adder. IEEE Transactions on Circuits and Systems: Express Briefs\u00a051(7), 345\u2013348 (2004)","journal-title":"IEEE Transactions on Circuits and Systems: Express Briefs"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Shalem, R., John, E., John, L.K.: A Novel Low-Power Energy Recovery Full Adder Cell. In: Proc. Great Lakes Symp. VLSI, pp. 380\u2013383 (1999)","DOI":"10.1109\/GLSV.1999.757461"},{"issue":"6","key":"23_CR10","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TVLSI.2005.848806","volume":"13","author":"C.H. Chang","year":"2005","unstructured":"Chang, C.H., Gu, J., Zhang, M.: A Review of 0.18\u03bcm Full Adder Performances for Tree Structured Arithmetic Circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a013(6), 686\u2013695 (2005)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"23_CR11","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/82.996055","volume":"49","author":"H.T. Bui","year":"2002","unstructured":"Bui, H.T., Wang, Y., Jiang, Y.: Design and Analysis of Low-Power 10-Transistor Full Adders Using XOR-XNOR Gates. IEEE Trans. Circuits Syst. II, Analog Digital Signal Process\u00a049(1), 25\u201330 (2002)","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digital Signal Process"},{"key":"23_CR12","unstructured":"Zhang, M., Gu, J., Chang, C.H.: A Novel Hybrid Pass Logic with Static CMOS Output Drive Full-Adder Cell. In: Proc. IEEE Int. Symp. Circuits Systems, pp. 317\u2013320 (2003)"},{"issue":"12","key":"23_CR13","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1109\/TVLSI.2006.887807","volume":"14","author":"S. Goel","year":"2006","unstructured":"Goel, S., Kumar, A., Bayoumi, M.A.: Design of Robust, Energy Efficient Full Adders for Deep Sub Micrometer Design Using Hybrid-CMOS Logic Style. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a014(12), 1309\u20131321 (2006)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"5","key":"23_CR14","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/82.842117","volume":"47","author":"A.M. Shams","year":"2000","unstructured":"Shams, A.M., Bayoumi, M.: A Novel High-Performance CMOS 1-Bit Full Adder Cell. IEEE Trans. Circuits Syst. II, Analog Digital Signal Process\u00a047(5), 478\u2013481 (2000)","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digital Signal Process"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"Shams, A.M., Magdy, A.: A Structured Approach for Designing Low Power Adders. In: Conference Record of the Thirty-First Asilomar Conference on Signals, Systems & Computers, vol.\u00a01, pp. 757\u2013761 (1997)","DOI":"10.1109\/ACSSC.1997.680546"}],"container-title":["Communications in Computer and Information Science","High Performance Architecture and Grid Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-22577-2_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,29]],"date-time":"2019-03-29T23:12:59Z","timestamp":1553901179000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-22577-2_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642225765","9783642225772"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-22577-2_23","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}