{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:52:59Z","timestamp":1725594779224},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642225765"},{"type":"electronic","value":"9783642225772"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-22577-2_30","type":"book-chapter","created":{"date-parts":[[2011,7,6]],"date-time":"2011-07-06T12:41:43Z","timestamp":1309956103000},"page":"224-232","source":"Crossref","is-referenced-by-count":3,"title":["Low Power Optimized Array Multiplier with Reduced Area"],"prefix":"10.1007","author":[{"given":"Padma","family":"Devi","sequence":"first","affiliation":[]},{"given":"Gurinder pal","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Balwinder","family":"singh","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"30_CR1","first-page":"31","volume":"8","author":"C.N. Marimuthu","year":"2008","unstructured":"Marimuthu, C.N., Thangarj, P.: Low power high performance multiplier. ICGST International Journal on Programmable Devices, Circuits and Systems, PDCS\u00a08(1), 31\u201338 (2008)","journal-title":"ICGST International Journal on Programmable Devices, Circuits and Systems, PDCS"},{"key":"30_CR2","doi-asserted-by":"publisher","first-page":"305","DOI":"10.3844\/jcssp.2008.305.308","volume":"4","author":"H. Krat","year":"2008","unstructured":"Krat, H., Al-Taie, A.Y.: Performance analysis of a 32-bit multiplier with a carry-look-ahead adder and a 32-bit multiplier with a ripple adder using VHDL. Journal of Computer Science\u00a04, 305\u2013308 (2008)","journal-title":"Journal of Computer Science"},{"key":"30_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/978-3-540-72685-2_12","volume-title":"Embedded Software and Systems","author":"J.-G. Lee","year":"2007","unstructured":"Lee, J.-G., Lee, J.-A., Lee, B.-S., Ercegovac, M.D.: A design method for heterogeneous adders. In: Lee, Y.-H., Kim, H.-N., Kim, J., Park, Y.W., Yang, L.T., Kim, S.W. (eds.) ICESS 2007. LNCS, vol.\u00a04523, pp. 121\u2013132. Springer, Heidelberg (2007)"},{"key":"30_CR4","unstructured":"Amelifard, B., Fallah, F., Pedram, M.: Closing the gap between carry select adder and ripple carry adder: a new class of low-power high-performance adders. In: Proc. of IEEE International Symposium on Quality Electronic Design, ISQED (2005)"},{"issue":"3","key":"30_CR5","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1109\/TC.2005.51","volume":"54","author":"Zhijun","year":"2005","unstructured":"Zhijun, Huang: High-performance low-power left-to-right array multiplier design. IEEE Trans. Comput.\u00a054(3), 272\u2013283 (2005)","journal-title":"IEEE Trans. Comput."},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"Fonseca, M.R., da Costa, E.A.C., Bampi, S.: Performance optimization of radix-2^m multipliers using carry save adders. In: XI Workshop Iberchip, Salvador-BA, pp. 126\u2013131 (2005)","DOI":"10.1109\/SBCCI.2005.4286852"},{"key":"30_CR7","doi-asserted-by":"crossref","unstructured":"Wang, J.-S., Kuo., C.-N., Yang, T.H.: Low power fixed width multiplier. In: Proc. of the International Symposium on Low Power Electronics and Design, pp. 307\u2013312 (2004)","DOI":"10.1145\/1013235.1013311"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Fujino, M., Moshnyaga, V.G.: Dynamic operand transformation for low power multiplier accumulator design. In: Proc. of Circuit and Systems, vol.\u00a05, pp. 345\u2013348 (2003)","DOI":"10.1109\/ISCAS.2003.1206276"},{"key":"30_CR9","unstructured":"Huang, Z.: High-Level optimization techniques for low-power multiplier design. Ph.D dissertation (2003)"},{"key":"30_CR10","series-title":"Electronics and VLSI Series","volume-title":"Digital integrated circuit.","author":"J.M. Rabaey","year":"2003","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital integrated circuit. Electronics and VLSI Series. Prentice Hall, Englewood Cliffs (2003)"},{"key":"30_CR11","unstructured":"Yu, Z., Wasserman, L.: A painless way to reduce power dissipation by over 18% in Booth-encoded carry-save array multipliers for DSP. In: IEEE Workshop on Signal Processing Systems, pp. 571\u2013580 (2000)"},{"key":"30_CR12","volume-title":"Design of High-Performance Microprocessor Circuits","author":"V.G. Oklobdzija","year":"2000","unstructured":"Oklobdzija, V.G.: High-Speed VLSI Arithmetic Units: Adders and Multipliers. In: Chandrakasan, A. (ed.) Design of High-Performance Microprocessor Circuits. IEEE Press, Los Alamitos (2000)"},{"key":"30_CR13","first-page":"91","volume-title":"Computer Arithmetic, Algorithm and Hardware Design","author":"B. Parhami","year":"2000","unstructured":"Parhami, B.: Computer Arithmetic, Algorithm and Hardware Design, pp. 91\u2013119. Oxford University Press, New York (2000)"},{"key":"30_CR14","unstructured":"Meier, P.C.H.: Analysis and design of low power digital multipliers. Ph.D dissertation, Carnegie Mellon University,Pittsburgh, Pennsylvania (August 1999)"},{"key":"30_CR15","doi-asserted-by":"crossref","unstructured":"Keane, G., Spanier, J., Woods, R.: The impact of data Characteristics and hardware topology on hardware selection for low power DSP. In: Proc. Low Power Electronics and Design, pp. 94\u201396 (1998)","DOI":"10.1145\/280756.280803"},{"key":"30_CR16","doi-asserted-by":"crossref","unstructured":"Farooqui, A.A., Oklobdzia, V.G.: General data-path organization of a MAC unit for VLSI implementation of DSP processors. In: Proc. IEEE Circuits and Systems Conf., pp. 260\u2013263 (1998)","DOI":"10.1109\/ISCAS.1998.706891"},{"key":"30_CR17","doi-asserted-by":"crossref","unstructured":"Oklobdzjia, V.G., Villeger, D., Liu, S.S.: A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach. IEEE Transactions on Computers\u00a045(3) (March 1996)","DOI":"10.1109\/12.485568"},{"key":"30_CR18","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"EC-13","author":"C.S. Wallace","year":"1964","unstructured":"Wallace, C.S.: A suggestion for a fast multiplier. IEEE Trans. Electron. Computing\u00a0EC-13, 14\u201317 (1964)","journal-title":"IEEE Trans. Electron. Computing"}],"container-title":["Communications in Computer and Information Science","High Performance Architecture and Grid Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-22577-2_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,21]],"date-time":"2020-06-21T05:05:25Z","timestamp":1592715925000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-22577-2_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642225765","9783642225772"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-22577-2_30","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}