{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T00:10:02Z","timestamp":1741306202692,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642225765"},{"type":"electronic","value":"9783642225772"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-22577-2_31","type":"book-chapter","created":{"date-parts":[[2011,7,6]],"date-time":"2011-07-06T12:41:43Z","timestamp":1309956103000},"page":"233-240","source":"Crossref","is-referenced-by-count":2,"title":["Simulink Library Development and Implementation for VLSI Testing in Matlab"],"prefix":"10.1007","author":[{"given":"Gurinder Pal","family":"Singh","sequence":"first","affiliation":[]},{"given":"Balwinder","family":"Singh","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Sziray, J.: Computational Complexity in Logic testing. Intelligent Engineering system (INES). In: 14th international Conference, Las Palmas of Grain Canaria, Spain, May 4-7, pp. 97\u2013102 (2010)","key":"31_CR1","DOI":"10.1109\/INES.2010.5483865"},{"doi-asserted-by":"crossref","unstructured":"Inoue, T., Izumi, N., Yoshikawa, Y., Ichhihra, H.: A Fast Threshold Generation Algorithm Based on 5-Valued Logic. In: 5th IEEE International Symposium on Electronic Design, Test & Applications, pp. 345\u2013349 (2010)","key":"31_CR2","DOI":"10.1109\/DELTA.2010.52"},{"issue":"2","key":"31_CR3","first-page":"11","volume":"9","author":"S. Jayanthy","year":"2009","unstructured":"Jayanthy, S., Bhuvaneswari, M.C.: Simulation Based ATPG for Crosstalk Delay Faults in VLSI Circuits using Genetic Algorithm. ICGST-AIM Journal\u00a09(2), 11\u201317 (2009)","journal-title":"ICGST-AIM Journal"},{"doi-asserted-by":"crossref","unstructured":"Efthymioy, A.: Redundancy and Test-Pattern Generation for Asynchronous Quasi-delay-Insensitive Combinational Circuits. Design & Diagnostics of Electronic Circuits and Systems (2007)","key":"31_CR4","DOI":"10.1109\/DDECS.2007.4295316"},{"doi-asserted-by":"crossref","unstructured":"Perelroyzen, E.: Digital Integrated Circuits Design for test Using Simulink and State flow, pp. 143\u2013193. CRC Press Taylor&Francis Group (2007)","key":"31_CR5","DOI":"10.1201\/9781315222110"},{"key":"31_CR6","first-page":"11","volume-title":"VLSI test Principles and Architectures design for testability.","author":"L.-T. Wang","year":"2006","unstructured":"Wang, L.-T., Wu, C.-W.: VLSI test Principles and Architectures design for testability., pp. 11\u201321, 37-48, 161-244. Margen Kaufmann Publishers, San Francisco (2006)"},{"key":"31_CR7","first-page":"41","volume-title":"Integrated circuit test engineering","author":"I.A. Grout","year":"2006","unstructured":"Grout, I.A.: Integrated circuit test engineering, 3rd edn., pp. 41\u201385. Springer, London (2006)","edition":"3"},{"doi-asserted-by":"crossref","unstructured":"Vaseekar Kumar, M.M., Padmanaban, S., Tragoudas, S.: Low Power ATPG for Path Delay Faults. In: Proceeding of the 14th ACM Great Lakes Symposium on VLSI, April26-28, pp. 398\u2013392 (2004)","key":"31_CR8","DOI":"10.1145\/988952.989046"},{"key":"31_CR9","first-page":"81","volume-title":"Essential of Electronic Testing for Digital Memory & Mixed-Signal VLSI Circuits","author":"M.L. Bushnell","year":"2004","unstructured":"Bushnell, M.L., Agrawal, V.D.: Essential of Electronic Testing for Digital Memory & Mixed-Signal VLSI Circuits, pp. 81\u2013206. Kluwer Acadmic Publishers, Dordrecht (2004)"},{"unstructured":"Using Simulink: Dynamic System Simulation for MATLAB. The Mathworks, Inc., Natick, MA (2004)","key":"31_CR10"},{"doi-asserted-by":"crossref","unstructured":"Marchand, P., Thomas Holland, O.: Graphics and GUIS with Matlab, 3rd edn., ch. 10. Chapman and Hall\/CRC (2003)","key":"31_CR11","DOI":"10.1201\/9781420057393"},{"key":"31_CR12","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1017\/CBO9780511816321","volume-title":"Testing of Digital system","author":"N.K. Jha","year":"2003","unstructured":"Jha, N.K., Gupta, S.: Testing of Digital system, 1st edn., pp. 266\u2013306. Cambridge university Press, Cambridge (2003)","edition":"1"},{"key":"31_CR13","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1002\/0471457787","volume-title":"Digital Logic testing and Simulation","author":"A. Miczo","year":"2003","unstructured":"Miczo, A.: Digital Logic testing and Simulation, 2nd edn., pp. 119\u2013128, 165-201. A John Willey & Sons, West Sussex (2003)","edition":"2"},{"doi-asserted-by":"crossref","unstructured":"Kamiura, N., Isokawa, T., Mastsui, N.: PODEM based on Static Testability Measures and Dynamic Testability Measures for Multiple-Valued Logic Circuits. In: Proceedings of the 32nd IEEE International Symposium on Multiple-Valued Logic (2002)","key":"31_CR14","DOI":"10.1109\/ISMVL.2002.1011083"},{"unstructured":"Chapman, S.J.: MATLAB programming for Engineers, a division of Thomson learning USA, 2nd edn (2002)","key":"31_CR15"},{"unstructured":"Kamiura, N., Hata, Y., Matsui, N.: Controllability \/Observability Measures for multiple-valued test generation based on D-algorithm. In: 30th IEEE international Proceeding, ISMVL (2000)","key":"31_CR16"},{"issue":"11","key":"31_CR17","doi-asserted-by":"publisher","first-page":"1529","DOI":"10.1109\/43.806800","volume":"18","author":"D. Kirovski","year":"1999","unstructured":"Kirovski, D., Potkonjank, M., Guerra, L.M.: Improving the Observability and Controllability of Data paths for Emulation-Based Debugging. IEEE Transaction on Computer-Aided Design Of Integrated Circuits and Systems\u00a018(11), 1529\u20131536 (1999)","journal-title":"IEEE Transaction on Computer-Aided Design Of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Hamzaoglu, I., Patel, J.H.: New Techniques for Deterministic Test Pattern Generation. In: 16th IEE Proceedings VLSI test Symposium (1998)","key":"31_CR18","DOI":"10.1109\/VTEST.1998.670910"},{"doi-asserted-by":"crossref","unstructured":"Shmerko, V.P., Yanushkevich, S., Levashenko, V.: Test Pattren Generation for Combinational Multi-Valued Networks based on Generalized D-algorithm. In: 27th international symposium preceding, pp. 139\u2013144 (1997)","key":"31_CR19","DOI":"10.1109\/ISMVL.1997.601388"},{"issue":"3","key":"31_CR20","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1155\/1996\/68463","volume":"4","author":"W.-B. Jone","year":"1996","unstructured":"Jone, W.-B., Shah, N., Gleason, A., Das, S.R.: PGEN: A Novel Approach to Sequential Circuit Test Generation. VLSI design. OPA (oversea publishers association)\u00a04(3), 149\u2013165 (1996)","journal-title":"VLSI design. OPA (oversea publishers association)"},{"doi-asserted-by":"crossref","unstructured":"Hong, S.J.: A 15-valued Fast Test Generation for Combinational Circuits. In: IEEE Test Symposium, pp. 113\u2013118 (1993)","key":"31_CR21","DOI":"10.1109\/ATS.1993.398789"},{"unstructured":"Jamoussi, M., Kamonska, B.: Controllability and Observability Measures For functional-Level Testability Evalution. In: IEEE VLSI Test Symposium, pp. 211\u2013216 (1992)","key":"31_CR22"},{"doi-asserted-by":"crossref","unstructured":"Butler, K.M., Kapur, R., Ray Mercer, M., Ross, D.E.: The Role Of Controllability and Observability in Design for Test. In: IEEE VLSI Test Symposium, pp. 154\u2013157 (1992)","key":"31_CR23","DOI":"10.1109\/VTEST.1992.232754"}],"container-title":["Communications in Computer and Information Science","High Performance Architecture and Grid Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-22577-2_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T23:48:42Z","timestamp":1741304922000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-22577-2_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642225765","9783642225772"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-22577-2_31","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}