{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:26:46Z","timestamp":1742912806979,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642227080"},{"type":"electronic","value":"9783642227097"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-22709-7_21","type":"book-chapter","created":{"date-parts":[[2011,7,25]],"date-time":"2011-07-25T16:13:09Z","timestamp":1311610389000},"page":"204-212","source":"Crossref","is-referenced-by-count":0,"title":["A Pre-fetch Enabled Cache-Core Architecture for Multi-cores"],"prefix":"10.1007","author":[{"given":"B.","family":"Parvathy","sequence":"first","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"21_CR1","doi-asserted-by":"publisher","first-page":"494","DOI":"10.1109\/TPDS.2009.97","volume":"21","author":"N. Vujic","year":"2009","unstructured":"Vujic, N., Gonz\u00e1lez, M., Martorell, X., Ayguade, E.: Automatic Prefetch and Modulo Scheduling Transformations for the Cell BE Architecture. IEEE Transactions on parallel and Distributed Systems\u00a021(4), 494\u2013505 (2009)","journal-title":"IEEE Transactions on parallel and Distributed Systems"},{"key":"21_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/978-3-540-85261-2_9","volume-title":"Languages and Compilers for Parallel Computing","author":"J. Balart","year":"2008","unstructured":"Balart, J., Gonzalez, M., Martorell, X., Ayguade, E., Sura, Z., Chen, T., Zhang, T., O\u2019Brien, K., O\u2019Brien, K.: A Novel Asynchronous Software Cache Implementation for the Cell-BE Processor. In: Adve, V., Garzar\u00e1n, M.J., Petersen, P. (eds.) LCPC 2007. LNCS, vol.\u00a05234, pp. 125\u2013140. Springer, Heidelberg (2008)"},{"key":"21_CR3","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/1356058.1356079","volume-title":"Proceedings of the sixth annual IEEE\/ACM International Symposium on Code Generation and Optimization","author":"T. Chen","year":"2008","unstructured":"Chen, T., Zhang, T., Sura, Z., Tallada, M.G.: Prefetching irregular references for software cache on cell. In: Proceedings of the sixth annual IEEE\/ACM International Symposium on Code Generation and Optimization, pp. 155\u2013164. ACM, New York (2008)"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Seoy, S., Lee, J., Sura, Z.: Design and Implementation of Software-Managed Caches for Multi-cores with Local Memory. In: Proceedings of the 15th IEEE International Symposium on High Performance Computer Architecture, pp. 55\u201366 (February 2009)","DOI":"10.1109\/HPCA.2009.4798237"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Mori, Y., Kise, K.: The Cache-Core Architecture to Enhance the memory Performance on Multi-Core Processors. In: Proceedings of 10th IEEE International Conference on Parallel and Distributed Computing, Applications and Technologies, pp. 445\u2013450 (December 2009)","DOI":"10.1109\/PDCAT.2009.84"},{"key":"21_CR6","unstructured":"Phametal, D.: The Design and Implementation of a First- Generation Cell Processor. In: Proceedings of 2nd IEEE International Conference on Integrated Circuit Design and Technology, pp. 49\u201352 (May 2005)"},{"key":"21_CR7","unstructured":"Peter Hofstee, H., et al.: Power Efficient Processor Architecture and the Cell Processor. In: Proceedings of the 11th IEEE International on Symposium High-Performance Computer Architecture, pp. 258\u2013262 (February 2005)"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Fu, J.W.C., Patel, J.H., Janssens, B.L.: Stride Directed Prefetching in Scalar Processors. In: Proceedings of the 25th IEEE Annual Symposium on Micro Architecture, pp. 102\u2013110 (December 1992)","DOI":"10.1145\/144965.145006"},{"key":"21_CR9","unstructured":"Full-System Simulator, I.B.M.: for the Cell Broadband Engine Processor (June 1, 2009), http:\/\/www.alphaworks.ibm.com\/tech\/cellsystemsim"}],"container-title":["Communications in Computer and Information Science","Advances in Computing and Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-22709-7_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,28]],"date-time":"2021-11-28T18:36:37Z","timestamp":1638124597000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-22709-7_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642227080","9783642227097"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-22709-7_21","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}