{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T11:40:03Z","timestamp":1741347603511,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642227080"},{"type":"electronic","value":"9783642227097"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-22709-7_22","type":"book-chapter","created":{"date-parts":[[2011,7,25]],"date-time":"2011-07-25T16:13:09Z","timestamp":1311610389000},"page":"213-222","source":"Crossref","is-referenced-by-count":0,"title":["Performance Analysis of Adaptive Scan Compression Methodology and Calculations of Compression Ratio"],"prefix":"10.1007","author":[{"given":"Avani","family":"Rao","sequence":"first","affiliation":[]},{"given":"Mahesh","family":"Devani","sequence":"additional","affiliation":[]},{"given":"Mitesh","family":"Limachia","sequence":"additional","affiliation":[]},{"given":"Nikhil","family":"Kothari","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"22_CR1","unstructured":"Furukawa, H., Hsu, F., Lin, S., Tsai, S., Abdel-hafez, K., Wang, L., Wen, X., Wu, S.: VirtualScan: A New Compressed Scan Technology for Test Cost Reduction. In: Proceedings IEEE International Test Conference (ITC), pp. 916\u2013925 (October 2004)"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Chen, J.-J., Lee, K.-J., Huang, C.-H.: Using a single input to support multiple scan chains. In: Proceedings International Conference on Computer-Aided Design (ICCAD), pp. 74\u201378 (November 1998)","DOI":"10.1145\/288548.288563"},{"key":"22_CR3","unstructured":"Butler, K., Hsu, F., Patel, J.: A case study on the implementation of the Illinois scan architecture. In: Proceedings IEEE International Test Conference (ITC), pp. 538\u2013547 (October 2001)"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Arslan, B., Orailoglu, A.: CircularScan A Scan Architecture for Test Cost Reduction. In: Proceedings Design, Automation, and Test in Europe (DATE), pp. 1290\u20131295 (March 2004)","DOI":"10.1109\/DATE.2004.1269073"},{"key":"22_CR5","unstructured":"Orailoglu, A., Rao, W., Su, G.: Frugal: Linear Network-Based Test Decompression for Drastic Test Cost Reduction. In: Proceedings International Conference on Computer-Aided Design (ICCAD), pp. 721\u2013725 (November 2004)"},{"key":"22_CR6","unstructured":"Kajihara, S., Li, L., Chakrabarty, K., Swaminathan, S.: Efficient Space\/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores. In: Proceedings IEEE VLSI Design (VLSID), pp. 53\u201358 (January 2005)"},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":"Kim, K.S., Zhang, M.: Hierarchical test compression for SOC designs. IEEE Design and Test of Computers, 142\u2013148 (March\/April 2008)","DOI":"10.1109\/MDT.2008.39"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Iyengar, V., Chandra, A.: A unified SOC test approach based on test data compression and TAM design. In: Proc. of IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp. 511\u2013518 (2003)","DOI":"10.1109\/DFTVS.2003.1250150"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Gonciari, P.T., Rosinger, P., Al-Hashimi, B.M.: Compression considerations in test access mechanism design. In: IEEE Proc. of Computers and Digital Techniques, vol.\u00a0152, pp. 89\u201396 (2005)","DOI":"10.1049\/ip-cdt:20045043"},{"key":"22_CR10","doi-asserted-by":"publisher","first-page":"2193","DOI":"10.1109\/TCAD.2005.862735","volume":"25","author":"L. Lingappan","year":"2006","unstructured":"Lingappan, L., et al.: Test-volume reduction in systems-ona-chip using heterogeneous and multilevel compression techniques. IEEE Trans. on Computer-Aided Design\u00a025, 2193\u20132206 (2006)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"22_CR11","unstructured":"Kaushik, S.: Complex SoC testing with a core-based DFT strategy. EE Times-India (February 2008), eetindia.com"},{"key":"22_CR12","unstructured":"Allsup, C.: Synopsys Inc.: Measuring Scan Compression Performance"},{"key":"22_CR13","unstructured":"Lin, C.-Y., Chen, H.-M.: A Selective Pattern-Compression Scheme for Power and Test-Data Reduction"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Gonciari, P.T., Rosinger, P., Al-Hashimi, B.M.: Compression considerations in test access mechanism design. In: IEEE Proc. of Computers and Digital Techniques, vol.\u00a0152, pp. 89\u201396 (2005)","DOI":"10.1049\/ip-cdt:20045043"},{"key":"22_CR15","unstructured":"Bushnell, M.L.: Essentials_Of_Electronic_Testing for Digital, memory, mixed-signal and VLSI circuits"},{"key":"22_CR16","unstructured":"Wang, L.-T., Wu, C.-W., Wen, X.: Vlsi Test Principle and Architecture \u2013Design For Testability"},{"key":"22_CR17","unstructured":"Abramouci, M., Breuer, M.A., Friedman, A.D.: Digital System Testing & Testable Design. Jaico Publication house"},{"key":"22_CR18","doi-asserted-by":"crossref","unstructured":"Jas, A., Touba, N.: Using an Embedded Processor for Efficient Deterministic Testing of Systems-on-a-Chip. In: Proceedings International Conference on Computer Design, pp. 418\u2013423 (October 1999)","DOI":"10.1109\/ICCD.1999.808576"},{"key":"22_CR19","doi-asserted-by":"crossref","unstructured":"Hamzaoglu, I., Patel, J.H.: Reducing Test Application Time for Full Scan Embedded Cores. In: Proc. IEEE Int. Symp. on Fault Tolerant Computing, pp. 260\u2013267 (1999)","DOI":"10.1109\/FTCS.1999.781060"},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Pandey, A., Patel, J.H.: Reconfiguration Technique for Reducing Test Time and Test Data Volume in Illinois Scan Architecture Based Designs. In: Proc. IEEE VLSI Test Symp., pp. 9\u201315 (2002)","DOI":"10.1109\/VTS.2002.1011104"},{"key":"22_CR21","doi-asserted-by":"crossref","unstructured":"Hamzaoglu, I., Patel, J.H.: Reducing Test Application Time for Built-in Self-Test Test Pattern Generators. In: Proc. IEEE VLSI Test Symp., pp. 369\u2013375 (2000)","DOI":"10.1109\/VTEST.2000.843867"},{"key":"22_CR22","unstructured":"Nicolici, N., Gonciari, P.T., Al-Hashimi, B.M.: Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression\/Decompression"},{"key":"22_CR23","unstructured":"Synopsys : DFT MAX 1-pass Test Compression Synthesis"},{"key":"22_CR24","unstructured":"Synopsys: DFT Compiler User Guide: Scan. Version B-2008.09-SP2 (December 2008)"},{"key":"22_CR25","unstructured":"Synopsys: TetraMax ATPG User Guide. version 2002.05 (May 2002)"}],"container-title":["Communications in Computer and Information Science","Advances in Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-22709-7_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T11:02:37Z","timestamp":1741345357000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-22709-7_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642227080","9783642227097"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-22709-7_22","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}