{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T11:10:23Z","timestamp":1741345823291,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642227134"},{"type":"electronic","value":"9783642227141"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-22714-1_39","type":"book-chapter","created":{"date-parts":[[2011,7,25]],"date-time":"2011-07-25T16:01:51Z","timestamp":1311609711000},"page":"374-385","source":"Crossref","is-referenced-by-count":2,"title":["Scalable, High Throughput LDPC Decoder for WiMAX (802.16e) Applications"],"prefix":"10.1007","author":[{"given":"Muhammad","family":"Awais","sequence":"first","affiliation":[]},{"given":"Ashwani","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Guido","family":"Masera","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"39_CR1","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"IT-8","author":"R.G. Gallager","year":"1962","unstructured":"Gallager, R.G.: Low Density Parity Check Codes. IEEE Trans. Inf. Theory\u00a0IT-8(1), 21\u201328 (1962)","journal-title":"IEEE Trans. Inf. Theory"},{"key":"39_CR2","unstructured":"IEEE Standard for Local and Metropolitan Area Networks-Part 16: Air Interface for Fixed broadband wireless access system, IEEE Std. 802.16 (2004)"},{"key":"39_CR3","doi-asserted-by":"publisher","first-page":"1645","DOI":"10.1049\/el:19961141","volume":"32","author":"D.J.C. MacKay","year":"1996","unstructured":"MacKay, D.J.C., Neil, R.M.: M Neil: Near Shannon Limit Performance of Low Density Parity Check codes. Electronics Letters\u00a032, 1645\u20131646 (1996)","journal-title":"Electronics Letters"},{"key":"39_CR4","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/4.987093","volume":"37","author":"A.J. Blanksby","year":"2002","unstructured":"Blanksby, A.J., Howland, C.J.: A 690-mW 1-Gb\/s 1024-b, rate-1\/2 low-density parity-check code decode. IEEE Journal of Solid-State Circuits\u00a037, 404\u2013412 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"39_CR5","doi-asserted-by":"crossref","unstructured":"Urard, P., Yeo, E., Paumier, L., Georgelin, P., Michel, T., Lebars, V., Lantreibecq, E., Gupta, B.: A 135Mb\/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes. In: IEEE Solid-state Circuits Conference (ISSCC), San Francisco, USA, vol.\u00a01, pp. 446\u2013609 (2005)","DOI":"10.1109\/DAC.2005.193869"},{"key":"39_CR6","doi-asserted-by":"crossref","unstructured":"Kienle, F., Brack, T., Wehn, N.: A synthesizable IP core for DVB-S2 LDPC code decoding. In: Proceedings of IEEE Conference on Design Automation and Test in Europe (DATE), Munich, Germany, pp. 1530\u20131535 (2005)","DOI":"10.1109\/DATE.2005.39"},{"key":"39_CR7","doi-asserted-by":"crossref","unstructured":"Brack, T., Alles, M.: T Lehnigk-Emdem, F. Kienle, N. Wehn, L Insalata, F. Rossi, M. Rovini, L. Fanucci: Low Complexity LDPC Code decoders for Next Generation Standards. In: Proceedings of the Conference on Design, automation and test in Europe, Nice, France, pp. 1\u20136 (2007)","DOI":"10.1109\/DATE.2007.364613"},{"key":"39_CR8","doi-asserted-by":"crossref","unstructured":"Brack, T., Alles, M., Kienle, F., Wehn, N.: A Synthesizable IP Core for WiMax 802.16e LDPC Code Decoding. In: 17th Annual IEEE Intl. Symposium on Personal, Indoor and Mobile Radio Commnications (PIMRC 2006), Helsinki, Finland, pp. 1\u20135 (September 2006)","DOI":"10.1109\/PIMRC.2006.254126"},{"issue":"3","key":"39_CR9","doi-asserted-by":"publisher","first-page":"684","DOI":"10.1109\/JSSC.2005.864133","volume":"41","author":"M. Mansour","year":"2006","unstructured":"Mansour, M., Shanbhag, N.: A 640-Mb\/s 2048-bit programmable LDPC decoder chip. IEEE J. of Solid-State Circuits\u00a041(3), 684\u2013698 (2006)","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"39_CR10","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","volume-title":"Low Density Parity Check Codes","author":"R. Gallager","year":"1963","unstructured":"Gallager, R.: Low Density Parity Check Codes. MIT Press, Cambridge (1963)"},{"key":"39_CR11","doi-asserted-by":"publisher","first-page":"533","DOI":"10.1109\/TIT.1981.1056404","volume":"IT-27","author":"R.M. Tanner","year":"1981","unstructured":"Tanner, R.M.: A recursive approach to low complexity codes. IEEE Trans. Info. Theory\u00a0IT-27, 533\u2013547 (1981)","journal-title":"IEEE Trans. Info. Theory"},{"key":"39_CR12","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/18.910572","volume":"47","author":"F.R. Kschischang","year":"2001","unstructured":"Kschischang, F.R., Frey, B.J., Loeliger, H.A.: Factor Graphs and the Sum-Product Algorithm. IEEE Trans. Info. Theory\u00a047, 498\u2013519 (2001)","journal-title":"IEEE Trans. Info. Theory"},{"key":"39_CR13","doi-asserted-by":"crossref","unstructured":"Yeo, E., Pakzad, P., Nikolic, B., Anantharam, V.: High throughput low-density parity-check decoder architectures. In: IEEE Proceedings of GLOBECOM, vol.\u00a05, pp. 3019\u20133024 (2001)","DOI":"10.1109\/GLOCOM.2001.965981"},{"key":"39_CR14","doi-asserted-by":"crossref","unstructured":"Bhatt, T., Sundaramurthy, V., Stolpman, V., McCain, D.: Pipelined block serial decoder architecture for structured LDPC codes. In: Proceedings. IEEE International Conference on Acoustics, Speech and Signal Processing. ICASSP 2006, Toulouse, France, vol.\u00a04, pp. IV225\u2013IV228 (2006)","DOI":"10.1109\/ICASSP.2006.1660946"},{"key":"39_CR15","doi-asserted-by":"crossref","unstructured":"Karkooti, M., Cavallaro, J.: Semi-parallel reconfigurable architectures for real-time LDPC decoding. In: Proceedings of International Conference on Information Technology, Coding and Computing, Las Vegas, USA, vol.\u00a01, pp. 579\u2013585 (2004)","DOI":"10.1109\/ITCC.2004.1286526"},{"key":"39_CR16","doi-asserted-by":"crossref","unstructured":"Shih, X.-Y., Zhan, C.-Z., Wu, A.-Y.: A Real-Time Programmable LDPC Decoder Chip for Arbitrary QC-LDPC Parity Check Matrices. In: IEEE Asian Solid State Circuit Conference, Taipei, Taiwan, pp. 369\u2013372 (November 2009)","DOI":"10.1109\/ASSCC.2009.5357173"},{"issue":"6","key":"39_CR17","doi-asserted-by":"publisher","first-page":"542","DOI":"10.1109\/TCSII.2007.894409","volume":"24","author":"F.Q.G. Masera","year":"2007","unstructured":"Masera, F.Q.G., Vacca, F.: Implementation of a flexible LDPC decoder. IEEE Trans. on circuit and systems II, Express Briefs\u00a024(6), 542\u2013546 (2007)","journal-title":"IEEE Trans. on circuit and systems II, Express Briefs"},{"issue":"2","key":"39_CR18","doi-asserted-by":"publisher","first-page":"415","DOI":"10.1109\/TCSI.2010.2071910","volume":"58","author":"Y.-L. Wang","year":"2011","unstructured":"Wang, Y.-L., Ueng, Y.-L., C-L., Yang, C.-J.: Processing Task Arrangement for a Low -Complexity Full-Mode WiMax LDPC Codec. IEEE Trans. on circuit and systems I\u00a058(2), 415\u2013428 (2011)","journal-title":"IEEE Trans. on circuit and systems I"},{"issue":"3","key":"39_CR19","doi-asserted-by":"publisher","first-page":"672","DOI":"10.1109\/JSSC.2008.916606","volume":"33","author":"X.-Y. Shih","year":"2008","unstructured":"Shih, X.-Y., Zhan, C.-Z., Lin, C.-H., Wu, A.-Y.: An 8.29 mm 2 640-Mbps 2048-bit programmable LDPC decoder design for Mobile WiMax system in 0.13 \u03bcm CMOS process. IEEE J. of Solid-State Circuits\u00a033(3), 672\u2013683 (2008)","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"39_CR20","doi-asserted-by":"crossref","unstructured":"Alles, M., Vogt, T., Wehn, N.: FlexiChap: A reconfigurable ASIP for convolutional, turbo and LDPC code decoding. In: Proc. Turbo codes related topics, pp. 84\u201389 (September 2008)","DOI":"10.1109\/TURBOCODING.2008.4658677"},{"key":"39_CR21","doi-asserted-by":"crossref","unstructured":"Quaglio, F., Vacca, F., Castellano, C., Tarable, A., Masera, G.: Interconnection framework for high-throughput, flexible LDPC decoders. In: Proceedings of the conference on Design, automation and test in Europe, DATE 2006, vol.\u00a02, pp. 1\u20136 (March 2006)","DOI":"10.1109\/DATE.2006.243815"},{"key":"39_CR22","doi-asserted-by":"crossref","unstructured":"Vacca, F., Masera, G., Moussa, H., Baghdadi, A., Jezequel, M.: Flexible Architectures for LDPC Decoders Based on Network on Chip Paradigm. In: Proc. 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, DSD 2009, pp. 582\u2013589 (August 2009)","DOI":"10.1109\/DSD.2009.235"}],"container-title":["Communications in Computer and Information Science","Advances in Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-22714-1_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T10:56:26Z","timestamp":1741344986000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-22714-1_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642227134","9783642227141"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-22714-1_39","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}