{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T09:32:18Z","timestamp":1759743138274,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642227134"},{"type":"electronic","value":"9783642227141"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-22714-1_5","type":"book-chapter","created":{"date-parts":[[2011,7,25]],"date-time":"2011-07-25T16:01:51Z","timestamp":1311609711000},"page":"40-47","source":"Crossref","is-referenced-by-count":1,"title":["Automatic Interface Generation between Incompatible Intellectual Properties (IPs) from UML Models"],"prefix":"10.1007","author":[{"given":"Fateh","family":"Boutekkouk","sequence":"first","affiliation":[]},{"given":"Zakaria","family":"Tolba","sequence":"additional","affiliation":[]},{"given":"Mustapha","family":"Okab","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","volume-title":"Multiprocessor systems on chip","author":"A.A. Jerraya","year":"2005","unstructured":"Jerraya, A.A., Wolf, W.: Multiprocessor systems on chip. Morgan Kaufmann publishers, San Francisco (2005)"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Wagner, F.R., Cesario, W.O., Carro, L., Jerraya, A.A.: Strategies for integration of hardware and software IP components in embedded systems on chip. VLSI Journal (2004)","DOI":"10.1016\/j.vlsi.2003.12.005"},{"key":"5_CR3","unstructured":"Borriello, G., Katz, R.: Synthesis and optimization of interface transducer logic. In: Proceedings of the International Conference on Computer-Aided Design, pp. 274\u2013277 (November 1987)"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Lin, B., Vercauteren, S.: Synthesis of concurrent system interface modules with automatic protocol conversion generation. In: Proceedings of the International Conference on Computer-Aided Design, pp. 101\u2013108 (November 1994)","DOI":"10.1109\/ICCAD.1994.629751"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Narayan, S., Gajski, D.: Interfacing incompatible protocols using interface process generation. In: Proceedings of the Design Automation Conference, pp. 468\u2013473 (June 1995 November 1994)","DOI":"10.1145\/217474.217572"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Passerone, R., Rowson, J.A., Sangiovanni-Vincentelli, A.: Automatic synthesis of interfaces between incompatible protocols. In: Proceedings of the Design Automation Conference, pp. 8\u201313 (June 1998)","DOI":"10.1145\/277044.277047"},{"key":"5_CR7","unstructured":"Shin, D., Gajski, D.: Queue Generation Algorithm for Interface Synthesis. Technical Report ICS-TR-02-03, University of California, Irvine (February 2002)"},{"key":"5_CR8","unstructured":"Shin, D., Gajski, D.: Interface synthesis from protocol specification. Technical Report CECS-02-13, University of California, Irvine (April 12, 2002)"},{"key":"5_CR9","unstructured":"OCP-IP, http:\/\/www.ocp-ip.org"},{"key":"5_CR10","volume-title":"Unified Modeling Language User Guide","author":"G. Booch","year":"1999","unstructured":"Booch, G., Rumbaugh, J., Jacobson, I.: Unified Modeling Language User Guide. Addison-Wesley, Reading (1999)"},{"key":"5_CR11","unstructured":"Schattkowsky, T.: UML2.0 Overview and Perspectives in SOC Design. In: Proceedings of the Design, Automation and Test in Europe (DATE 2005), vol.\u00a02 (2005)"},{"key":"5_CR12","first-page":"7632","volume-title":"Specification and Design of Embedded Systems","author":"D. Gajski","year":"1994","unstructured":"Gajski, D., Vahid, F., Narayan, S., Gong, J.: Specification and Design of Embedded Systems, p. 07632. Prentice Hall, Englewood (1994)"},{"key":"5_CR13","unstructured":"IEEE Standard VHDL Language Reference Manual. IEEE, IEEE Std 1076 (2000)"},{"key":"5_CR14","unstructured":"ModelSim documentation, ftp:\/\/ftp.xilinx.com\/pub\/documentation"}],"container-title":["Communications in Computer and Information Science","Advances in Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-22714-1_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T10:58:32Z","timestamp":1741345112000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-22714-1_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642227134","9783642227141"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-22714-1_5","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}