{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:36:59Z","timestamp":1725601019889},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642231193"},{"type":"electronic","value":"9783642231209"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-23120-9_4","type":"book-chapter","created":{"date-parts":[[2011,8,17]],"date-time":"2011-08-17T08:35:02Z","timestamp":1313570102000},"page":"56-80","source":"Crossref","is-referenced-by-count":0,"title":["Performance and Energy Evaluation of Memory Organizations in NoC-Based MPSoCs under Latency and Task Migration"],"prefix":"10.1007","author":[{"given":"Gustavo","family":"Gir\u00e3o","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Barcelos","sequence":"additional","affiliation":[]},{"given":"Fl\u00e1vio Rech","family":"Wagner","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","volume-title":"Embedded System Design","author":"P. Marwedel","year":"2003","unstructured":"Marwedel, P.: Embedded System Design. Kluwer Academic Publishers, Dordrecht (2003)"},{"key":"4_CR2","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1145\/1255456.1255458","volume":"12","author":"H.G. Lee","year":"2007","unstructured":"Lee, H.G., Chang, N., Ogras, U.Y., Marculescu, R.: On-Chip Communication Architechture Exploration: a Quantitative Exploration of Point-to-Point, Bus and Network-on-chip Architectures. ACM Transactions on Design Automation of Eletronic Systems\u00a012, 21\u201340 (2007)","journal-title":"ACM Transactions on Design Automation of Eletronic Systems"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Marescaux, T., Brockmeyer, E., Corporaal, H.: The Impact of Higher Communication Layers on NoC Supported MPSoCs. In: Proceedings of the First International Symposium on Networks-on-Chip, pp. 107\u2013116 (May 2007)","DOI":"10.1109\/NOCS.2007.41"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Monchiero, M., Palermo, G., Silvano, C., Villa, O.: Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors. In: Proceedings of the International Conference on Embedded Computer Systems: Architectures, pp. 144\u2013151 (July 2006)","DOI":"10.1109\/ICSAMOS.2006.300821"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Enright-Jerger, N., Peh, L.-S., Lipasti, M.: Virtual Tree Coherence: Leveraging Regions and In-Network Multicast Trees for Scalable Cache Coherence. In: Proceedings of 41st International Symposium on Microarchitecture (MICRO), Lake Como, Italy (November 2008)","DOI":"10.1109\/MICRO.2008.4771777"},{"key":"4_CR6","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1109\/54.953277","volume":"18","author":"S.A. Ito","year":"2001","unstructured":"Ito, S.A., Carro, L., Jacobi, R.P.: Making Java Work for Microcontroller Applications. IEEE Design & Test of Computers\u00a018, 100\u2013110 (2001)","journal-title":"IEEE Design & Test of Computers"},{"key":"4_CR7","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1109\/DATE.2004.1269230","volume-title":"Proceedings of Design, Automation and Test in Europe Conference and Exhibition","author":"C.A. Zeferino","year":"2004","unstructured":"Zeferino, C.A., Kreutz, M.E., Susin, A.A.: RASoC: a Router Soft-core for Networks-on-Chip. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 198\u2013203. IEEE Computer Society, Washington, DC (2004)"},{"key":"4_CR8","first-page":"288","volume-title":"Proceedings of 20th Symposium on Integrated Circuits and Systems Design","author":"G. Gir\u00e3o","year":"2007","unstructured":"Gir\u00e3o, G., de Oliveira, B.C., Soares, R., Silva, I.S.: Cache Coherency Communication Cost in a NoC-based MPSoC Platform. In: Proceedings of 20th Symposium on Integrated Circuits and Systems Design, Rio de Janeiro, pp. 288\u2013293. ACM, New York (2007)"},{"key":"4_CR9","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1109\/SBCCI.2003.1232852","volume-title":"Proceedings of 16th Symposium on Integrated Circuits and Systems Design","author":"A.C.S. Beck Filho","year":"2003","unstructured":"Beck Filho, A.C.S., Mattos, J.C.B., Wagner, F.R., Carro, L.: CACO-PS: a General purpose Cycle-accurate Configurable Power Simulator. In: Proceedings of 16th Symposium on Integrated Circuits and Systems Design, S\u00e3o Paulo, pp. 349\u2013354. IEEE Computer Society, Los Alamitos (2003)"},{"key":"4_CR10","unstructured":"Wang, H.-S., Zhu, X., Peh, L.-S., Malik, S.: Orion: a Power-Performance Simulator for Interconnection Networks. In: Proceedings of 35th International Symposium on Microarchitecture (MICRO), pp. 294\u2013305 (November 2002)"},{"issue":"5","key":"4_CR11","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"S. Wilton","year":"1996","unstructured":"Wilton, S., Jouppi, N.: Cacti: An Enhanced Cache Access and Cycle Time Model. IEEE Journal of Solid State Circuits\u00a031(5), 677\u2013688 (1996)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Carara, E., Mello, A., Moraes, F.: Communication Models in Networks-on-Chip. In: Proceedings of 18h International Workshop on Rapid System Prototyping, pp. 57\u201360 (June 2007)","DOI":"10.1109\/RSP.2007.17"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Mahadevan, S., Angiolini, F., Storgaard, M., Olsen, R.G., Sparso, J., Madsen, J.: A Network Traffic Generator Model for Fast Network-on-Chip Simulation. In: Proceedings of the Design, Automation and Test in Europe Conference, pp. 780\u2013785 (June 2005)","DOI":"10.1109\/DATE.2005.22"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.: Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In: Proceedings of 36th International Symposium on Microarchitecture (MICRO), San Diego, USA (December 2003)","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"4_CR15","doi-asserted-by":"publisher","first-page":"1128","DOI":"10.1109\/DATE.2008.4484829","volume-title":"Proceedings of the Design, Automation and Test in Europe","author":"N. Dutt","year":"2008","unstructured":"Dutt, N.: Memory-aware NoC Exploration and Design. In: Proceedings of the Design, Automation and Test in Europe, vol.\u00a01, pp. 1128\u20131129. IEEE, Munich (2008)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Technologies for Systems Integration"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-23120-9_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T22:10:44Z","timestamp":1606169444000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-23120-9_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642231193","9783642231209"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-23120-9_4","relation":{},"ISSN":["1868-4238","1861-2288"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1861-2288"}],"subject":[],"published":{"date-parts":[[2011]]}}}