{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:03:21Z","timestamp":1725606201827},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642231773"},{"type":"electronic","value":"9783642231780"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-23178-0_25","type":"book-chapter","created":{"date-parts":[[2011,9,10]],"date-time":"2011-09-10T03:15:58Z","timestamp":1315624558000},"page":"284-289","source":"Crossref","is-referenced-by-count":1,"title":["CacheVisor: A Toolset for Visualizing Shared Caches in Multicore and Multithreaded Processors"],"prefix":"10.1007","author":[{"given":"Dmitry","family":"Evtyushkin","sequence":"first","affiliation":[]},{"given":"Peter","family":"Panfilov","sequence":"additional","affiliation":[]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"25_CR1","unstructured":"Asanovic, K., et al.: The Landscape of Parallel Computing Research: A View from Berkeley. Technical Report No UCB\/EECS-2006-183, EECS Department, University of California, Berkeley (2006)"},{"key":"25_CR2","unstructured":"From a Few Cores to Many: A Tera-Scale Computing Research Overview (2006), \n                    \n                      ftp:\/\/download.intel.com\/rssearch\/platform\/terascale\/terascale_overview_paper.pdf"},{"issue":"6","key":"25_CR3","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/40.888701","volume":"20","author":"D. Brooks","year":"2000","unstructured":"Brooks, D., Bose, P., Schuster, S., Jacobson, H., Kudva, P., Buyuktosunoglu, A., et al.: Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors. J. IEEE Micro.\u00a020(6), 26\u201344 (2000)","journal-title":"J. IEEE Micro."},{"key":"25_CR4","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1109\/HPCA.2001.903261","volume-title":"7th Int\u2019l Symposium on High-Performance Computer Architecture (HPCA)","author":"D. Brooks","year":"2001","unstructured":"Brooks, D., Martonosi, M.: Dynamic Thermal Management for High-Performance Microprocessors. In: 7th Int\u2019l Symposium on High-Performance Computer Architecture (HPCA), pp. 171\u2013182. IEEE CS Press, Los Alamitos (2001)"},{"key":"25_CR5","unstructured":"M-sim Simulator. Source code and documentation, \n                    \n                      http:\/\/www.cs.binghamton.edu\/~msim"},{"key":"25_CR6","unstructured":"Casazza, J.: First the Tick, Now the Tock: Intel Microarchitecture (Nahalem). Intel White Paper, \n                    \n                      http:\/\/www.intel.com\/technology\/architecture-silicon\/next-gen\/319724.pdf"},{"key":"25_CR7","first-page":"1","volume-title":"42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"B. Sinharoy","year":"2009","unstructured":"Sinharoy, B.: Power 7 Multicore Processor Design. In: 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1\u20131. ACM, New York (2009)"},{"key":"25_CR8","first-page":"423","volume-title":"39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"M. Qureshi","year":"2006","unstructured":"Qureshi, M., Patt, Y.: Utility-Based Cache Partitioning: A Low-overhead, High-Performance Runtime Mechanism to Partition Shared Caches. In: 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 423\u2013432. IEEE CS, Washington (2006)"},{"key":"25_CR9","first-page":"174","volume-title":"36th IEEE\/ACM International Symposium on Computer Architecture (ISCA)","author":"Y. Xie","year":"2009","unstructured":"Xie, Y., Loh, G.H.: PIPP: Promotion\/Insertion Pseudo-Partitioning of Multi-Core Shared Caches. In: 36th IEEE\/ACM International Symposium on Computer Architecture (ISCA), pp. 174\u2013183. ACM, New York (2009)"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-23178-0_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,3]],"date-time":"2019-04-03T02:10:51Z","timestamp":1554257451000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-23178-0_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642231773","9783642231780"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-23178-0_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}