{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:42:33Z","timestamp":1725601353737},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642233388"},{"type":"electronic","value":"9783642233395"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-23339-5_104","type":"book-chapter","created":{"date-parts":[[2011,8,20]],"date-time":"2011-08-20T07:03:56Z","timestamp":1313823836000},"page":"572-576","source":"Crossref","is-referenced-by-count":0,"title":["Design and Implementation of Collection Module in Onboard DVR System Based on FPGA"],"prefix":"10.1007","author":[{"given":"Min","family":"Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingyu","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"104_CR1","first-page":"5","volume":"9","author":"W.F. Tong","year":"2009","unstructured":"Tong, W.F., Hu, F.M., Yang, Y.F.: Real-time video collection system design based on DSP and FPGA. Application of Electronic Components\u00a09, 5\u20137 (2009)","journal-title":"Application of Electronic Components"},{"key":"104_CR2","first-page":"41","volume":"6","author":"H. Sun","year":"2009","unstructured":"Sun, H., Chen, A., Hu, Y.M.: Common video processing platform design based on DSP and FPGA. Electronic Design Engineering\u00a06, 41\u201343 (2009)","journal-title":"Electronic Design Engineering"},{"key":"104_CR3","volume-title":"Design and application of PLD","author":"Y. Zhang","year":"2003","unstructured":"Zhang, Y.: Design and application of PLD. Machinery Industry Press, Beijing (2003)"},{"key":"104_CR4","first-page":"50","volume":"2","author":"J.P. Zhan","year":"2009","unstructured":"Zhan, J.P., Li, P.: GigE implementation scheme based on Altera FPGA. Electronic Design Engineering\u00a02, 50\u201352 (2009)","journal-title":"Electronic Design Engineering"},{"key":"104_CR5","unstructured":"EDA pioneer workshop: Design of FPGA\/CPLD. Posts & Telecom Press, Beijing (2005)"}],"container-title":["Communications in Computer and Information Science","Advances in Computer Science, Environment, Ecoinformatics, and Education"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-23339-5_104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,31]],"date-time":"2019-03-31T18:40:07Z","timestamp":1554057607000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-23339-5_104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642233388","9783642233395"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-23339-5_104","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}