{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:43:32Z","timestamp":1725601412696},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642233562"},{"type":"electronic","value":"9783642233579"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-23357-9_90","type":"book-chapter","created":{"date-parts":[[2011,8,20]],"date-time":"2011-08-20T12:08:43Z","timestamp":1313842123000},"page":"506-511","source":"Crossref","is-referenced-by-count":0,"title":["A Fast FFT IP Core Design Based on Parallel Computing"],"prefix":"10.1007","author":[{"given":"Shizhuan","family":"Li","sequence":"first","affiliation":[]},{"given":"Jun","family":"Ou","sequence":"additional","affiliation":[]},{"given":"Qingxiu","family":"Wu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"90_CR1","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1109\/ASPDAC.2005.1466224","volume-title":"Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC 2005","author":"H. Wei","year":"2005","unstructured":"Wei, H., Erdogan, A.T., Arslan, T.: The Development of High Performance FFT IP Cores Through Hybrid Low Power Algorithmic Methodology. In: Proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC 2005, vol.\u00a01, pp. 549\u2013552. IEEE, Shanghai (2005)"},{"key":"90_CR2","unstructured":"He, S., Torkelson, M.: Design and Implementation of a 1024-point Pipeline FFT Processor. In: IEEE Custom Integrated Circuits Conference, pp. 131\u2013134 (1998)"},{"key":"90_CR3","first-page":"950","volume-title":"IEEE International Symposium on Circuits and Systems, ISCAS 2008","author":"M. Shin","year":"2008","unstructured":"Shin, M., Lee, H.: A High-speed Four-parallel Radix-2 FFT\/IFFT Processor for UWB Applications. In: IEEE International Symposium on Circuits and Systems, ISCAS 2008, pp. 950\u2013963. IEEE, Washington (2008)"},{"issue":"4","key":"90_CR4","first-page":"338","volume":"26","author":"W. Hongxing","year":"2006","unstructured":"Hongxing, W., He, C., Qiuyue, H.: Parallel Architecture FFT\/IFFT Processor. Trans. of Beijing institute of Technology\u00a026(4), 338\u2013341 (2006)","journal-title":"Trans. of Beijing institute of Technology"}],"container-title":["Communications in Computer and Information Science","Advances in Computer Science, Environment, Ecoinformatics, and Education"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-23357-9_90","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,31]],"date-time":"2019-03-31T18:58:49Z","timestamp":1554058729000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-23357-9_90"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642233562","9783642233579"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-23357-9_90","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2011]]}}}