{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T14:21:58Z","timestamp":1726410118309},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642233999"},{"type":"electronic","value":"9783642234002"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-23400-2_13","type":"book-chapter","created":{"date-parts":[[2011,8,17]],"date-time":"2011-08-17T11:34:15Z","timestamp":1313580855000},"page":"130-141","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Multilayer Cache Partitioning for Multiprogram Workloads"],"prefix":"10.1007","author":[{"given":"Mahmut","family":"Kandemir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramya","family":"Prabhakar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mustafa","family":"Karakoy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanrui","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"Alfs, G., Knupferr, N.: Intel\u2019s Multicore Architecture Briefing (2008), \n                    \n                      http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080317fact.htm"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Chang, J., Sohi, G.: Cooperative Cache Partitioning for Chip Multiprocessors. In: ICS (2007)","DOI":"10.1145\/1274971.1275005"},{"key":"13_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/b105993","volume-title":"Statistical Modeling and Analysis for Complex Data Problems","author":"P. Duchesne","year":"2005","unstructured":"Duchesne, P., Remillard, B.: Statistical Modeling and Analysis for Complex Data Problems. Springer, Heidelberg (2005)"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Herdrich, A., et al.: Rate-based QoS Techniques for Cache\/Memory in CMP Platforms. In: ICS (2009)","DOI":"10.1145\/1542275.1542342"},{"key":"13_CR5","unstructured":"Ko, B., et al.: Scalable Service Differentiation in a Shared Storage Cache. In: ICDCS (2003)"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Guo, F., et al.: A Framework for Providing Quality of Service in Chip Multi-Processors. In: MICRO (2007)","DOI":"10.1109\/MICRO.2007.17"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Nesbit, K., et al.: Fair Queuing Memory Systems. In: MICRO (2006)","DOI":"10.1109\/MICRO.2006.24"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Martin, M., et al.: Multifacet\u2019s General Execution-Driven Multiprocessor Simulator (GEMS) Toolset. In: SIGARCH Comput. Archit. News (2005)","DOI":"10.1145\/1105734.1105747"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Magnusson, P.S., et al.: Simics: A Full System Simulation Platform. IEEE Transactions on Computer (2002)","DOI":"10.1109\/2.982916"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Iyer, R., et al.: CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms. In: ICS (2004)","DOI":"10.1145\/1006209.1006246"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Iyer, R., et al.: QoS Policies and Architecture for Cache\/Memory in CMP Platforms. In: SIGMETRICS (2007)","DOI":"10.1145\/1254882.1254886"},{"key":"13_CR12","unstructured":"Borkar, S.Y., et al.: Intel Processor and Platform Evolution for the Next Decade. Technical Report, Intel (2005)"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Henning, J.L., et al.: SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News (2006)","DOI":"10.1145\/1186736.1186737"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., et al.: Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In: MICRO (2006)","DOI":"10.1109\/MICRO.2006.49"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"Rafique, N., et al.: Architectural Support for Operating System-Driven CMP Cache Management. In: PACT (2006)","DOI":"10.1145\/1152154.1152160"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Smith, J.E.: Characterizing Computer Performance with a Single Number. ACM Communications Journal (1988)","DOI":"10.1145\/63039.63043"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Srikantaiah, S., et al.: SHARP Control: Controlled Shared Cache Management in Chip Multiprocessors. In: MICRO (2009)","DOI":"10.1145\/1669112.1669177"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2011 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-23400-2_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:40:22Z","timestamp":1587343222000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-23400-2_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642233999","9783642234002"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-23400-2_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}