{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:35:45Z","timestamp":1725608145264},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642237553"},{"type":"electronic","value":"9783642237560"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-23756-0_52","type":"book-chapter","created":{"date-parts":[[2011,9,14]],"date-time":"2011-09-14T13:26:40Z","timestamp":1316006800000},"page":"321-325","source":"Crossref","is-referenced-by-count":0,"title":["A Method Based on Bochs for Accelerating the x86 Timing Emulator"],"prefix":"10.1007","author":[{"given":"J. -M.","family":"Huang","sequence":"first","affiliation":[]},{"given":"R. R.","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"H.","family":"Guo","sequence":"additional","affiliation":[]},{"given":"K.","family":"Han","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"52_CR1","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"E.L. Todd Austin","year":"2002","unstructured":"Todd Austin, E.L., Ernst, D.: SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer\u00a035(2), 59\u201367 (2002)","journal-title":"IEEE Computer"},{"unstructured":"Stephen, A.H.: Using Complete Machine Simulation to Understand Computer System Behavior, Stanford University (1998)","key":"52_CR2"},{"unstructured":"Binkert, N.L., Hallnor, E.G., et al.: Network-Oriented Full-System Simulation using M5. In: The Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads, CAECW (2003)","key":"52_CR3"},{"doi-asserted-by":"crossref","unstructured":"Vachharajani, M., et al.: Microarchitectural Exploration with Liberty. In: Proceedings of the 35th International Symposium on Microarchitecture (2002)","key":"52_CR4","DOI":"10.1109\/MICRO.2002.1176256"},{"doi-asserted-by":"crossref","unstructured":"Bohrer, P., et al.: Mambo: A full system simulator for the PowerPC architecture (2004), http:\/\/developer.amd.com\/simnow.jsp","key":"52_CR5","DOI":"10.1145\/1054907.1054910"},{"unstructured":"Assn SI. International technology roadmap for semiconductors. ITRS (1999), http:\/\/public.itrs.net","key":"52_CR6"},{"issue":"12","key":"52_CR7","doi-asserted-by":"publisher","first-page":"1151","DOI":"10.1109\/TC.1983.1676176","volume":"C-32","author":"O. Babaoglu","year":"1983","unstructured":"Babaoglu, O., Ferrari, D.: Two-Level replacement decisions in paging stores. IEEE Trans. on Computers\u00a0C-32(12), 1151\u20131159 (1983)","journal-title":"IEEE Trans. on Computers"},{"unstructured":"Stephen, G., John, H.: The accuracy of trace-driven simulations of multiprocessors. Technical Report, CSL-TR-92-546, Stanford University (1992)","key":"52_CR8"}],"container-title":["Advances in Intelligent and Soft Computing","Advances in Computer Science, Intelligent System and Environment"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-23756-0_52.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T11:55:35Z","timestamp":1620042935000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-23756-0_52"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642237553","9783642237560"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-23756-0_52","relation":{},"ISSN":["1867-5662","1867-5670"],"issn-type":[{"type":"print","value":"1867-5662"},{"type":"electronic","value":"1867-5670"}],"subject":[],"published":{"date-parts":[[2011]]}}}