{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T22:24:33Z","timestamp":1778279073605,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642239502","type":"print"},{"value":"9783642239519","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-23951-9_27","type":"book-chapter","created":{"date-parts":[[2011,9,26]],"date-time":"2011-09-26T05:17:11Z","timestamp":1317014231000},"page":"407-420","source":"Crossref","is-referenced-by-count":38,"title":["MECCA: A Robust Low-Overhead PUF Using Embedded Memory Array"],"prefix":"10.1007","author":[{"given":"Aswin Raghav","family":"Krishna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seetharam","family":"Narasimhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinmu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"27_CR1","unstructured":"ORS-LABS: Counterfeit Electronic Components - An Overview (2007), http:\/\/www.ors-labs.com\/pdf\/MASH07CounterfeitDevice.pdf"},{"key":"27_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"27_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1007\/11889700_19","volume-title":"Fault Diagnosis and Tolerance in Cryptography","author":"K.J. Kulikowski","year":"2006","unstructured":"Kulikowski, K.J., Karpovsky, M.G., Taubin, A.: DPA on faulty cryptographic hardware and countermeasures. In: Breveglieri, L., Koren, I., Naccache, D., Seifert, J.-P. (eds.) FDTC 2006. LNCS, vol.\u00a04236, pp. 211\u2013222. Springer, Heidelberg (2006)"},{"key":"27_CR4","doi-asserted-by":"crossref","unstructured":"Gassend, B., et al.: Controlled Physical Random Functions. In: Proceedings of 18th Annual Computer Security Applications Conference (2002)","DOI":"10.1109\/CSAC.2002.1176287"},{"key":"27_CR5","doi-asserted-by":"crossref","unstructured":"Gassend, B., et al.: Silicon Physical Random Functions. In: Proceedings of the Computer and Communication Security Conference (2002)","DOI":"10.1145\/586110.586132"},{"key":"27_CR6","doi-asserted-by":"crossref","unstructured":"Suh, G.E., Devadas, S.: Physical Unclonable Functions for Device Authentication and Secret Key Generation. In: Proc. DAC, pp. 9\u201314 (2007)","DOI":"10.1109\/DAC.2007.375043"},{"key":"27_CR7","unstructured":"Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS) (2005)"},{"key":"27_CR8","doi-asserted-by":"crossref","unstructured":"Ney, A., et al.: A New Design-For-Test Technique for SRAM Core-Cell Stability Faults. In: Proc. DATE, pp. 1344\u20131348 (2009)","DOI":"10.1109\/DATE.2009.5090873"},{"key":"27_CR9","doi-asserted-by":"crossref","unstructured":"Wang, X., Tehranipoor, M.: Novel Physical Unclonable Function with Process and Environmental Variations. In: Proc. DATE, pp. 1065\u20131070 (2010)","DOI":"10.1109\/DATE.2010.5456967"},{"key":"27_CR10","doi-asserted-by":"crossref","unstructured":"Maiti, A., Schaumont, P.: Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive. Journal of Cryptology, 1\u201323 (2010)","DOI":"10.1007\/s00145-010-9088-4"},{"key":"27_CR11","unstructured":"Pappu, R.: Physical One-Way Functions, Phd thesis, Massachusetts Institute of Technology (2001)"},{"key":"27_CR12","doi-asserted-by":"crossref","unstructured":"Ozturk, E., Hammouri, G., Sunar, B.: Physical Unclonable Function with Tristate Buffers. In: Proc. ISCAS, pp. 3194\u20133197 (2008)","DOI":"10.1109\/ISCAS.2008.4542137"},{"key":"27_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1007\/978-3-540-74735-2_5","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"J. Guajardo","year":"2007","unstructured":"Guajardo, J., Kumar, S.S., Schrijen, G.J., Tuyls, P.: FPGA Intrinsic PUFs and Their Use for IP Protection. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 63\u201380. Springer, Heidelberg (2007)"},{"key":"27_CR14","unstructured":"Holcomb, D., Burleson, W., Fu, K.: Initial SRAM State as a Fingerprint and Source of True Random Numbers for RFID Tags. In: Proc. the Conference on RFID Security (2007)"},{"key":"27_CR15","doi-asserted-by":"crossref","unstructured":"Su, Y., Holleman, J., Otis, B.: A Digital 1.6 pJ\/bit Chip Identification Circuit Using Process Variations. In: Proc. ISSCC, pp. 15\u201317 (2007)","DOI":"10.1109\/ISSCC.2007.373466"},{"key":"27_CR16","doi-asserted-by":"crossref","unstructured":"Kumar, S., Guajardo, J., Maes, R., Schrijen, G., Tuyls, P.: The Butterfly PUF: Protecting IP on Every FPGA. In: Proc. HOST (2008)","DOI":"10.1109\/HST.2008.4559053"},{"key":"27_CR17","unstructured":"Guajardo, J., Kumar, S., Tuyls, P., Schrijen, G. : Identification Of Devices Using Physically Unclonable Functions. WIPO Patent Application WO\/2009\/024913 A2"},{"key":"27_CR18","doi-asserted-by":"crossref","unstructured":"Guyensu, T.: Using Data Contention in Dual-ported Memories for Security Applications. Journal of Signal Processing Systems (2010)","DOI":"10.1007\/s11265-010-0560-z"},{"key":"27_CR19","doi-asserted-by":"crossref","unstructured":"Gassend, B., Clarke, D., van Dijkm, M., Devadas, S.: Controlled Physical Random Functions. In: Proc. ACSAC (2002)","DOI":"10.1109\/CSAC.2002.1176287"},{"key":"27_CR20","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, S., Mahmoodi, H., Roy, K.: Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nanoscaled CMOS. In: IEEE TCAD, pp. 1859\u20131880 (2005)","DOI":"10.1109\/TCAD.2005.852295"},{"key":"27_CR21","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, S., Mahmoodi, H., Roy, K.: Reduction of Parametric Failures in Sub-100-nm SRAM Array Using Body Bias. In: IEEE TCAD, pp. 174\u2013183 (2008)","DOI":"10.1109\/TCAD.2007.906995"},{"key":"27_CR22","doi-asserted-by":"crossref","unstructured":"Luo, H., Wang, Y., He, K., Luo, R., Yang, H., Xie, Y.: Modeling of PMOS NBTI Effect Considering Temperature Variation. In: Proc. ISQED, pp. 139\u2013144 (2007)","DOI":"10.1109\/ISQED.2007.104"},{"key":"27_CR23","doi-asserted-by":"crossref","unstructured":"Kumar, S.V., Kim, K.H., Sapatnekar, S.S.: Impact of NBTI on SRAM Read Stability and Design for Reliability. In: Proc. ISQED (2006)","DOI":"10.1109\/ISQED.2006.73"},{"key":"27_CR24","doi-asserted-by":"crossref","unstructured":"Paul, B.C., Kang, K., Kufluoglu, H., Alam, M.A., Roy, K.: Impact of NBTI on the Temporal Performance Degradation of Digital Circuits. IEEE Electron Devices, 560\u2013562 (2005)","DOI":"10.1109\/LED.2005.852523"},{"key":"27_CR25","doi-asserted-by":"crossref","unstructured":"Kang, K., Gangwal, S., Park, S.P., Roy, K.: NBTI Induced Performance Degradation in Logic and Memory Circuits: How Effectively Can we Approach a Reliability Solution? In: Proc. ASP-DAC (2008)","DOI":"10.1109\/ASPDAC.2008.4484047"},{"key":"27_CR26","doi-asserted-by":"crossref","unstructured":"Bansal, A., et al.: Impacts of NBTI and PBTI on SRAM Static\/Dynamic Noise Margins and Cell Failure Probability. In: Microelectronics Reliability, pp. 642\u2013649 (2009)","DOI":"10.1016\/j.microrel.2009.03.016"},{"key":"27_CR27","doi-asserted-by":"crossref","unstructured":"Yang, S., Yang, H., Chuang, C., Hwang, W.: Timing Control Degradation and NBTI\/PBTI Tolerant Design for Write-Replica Circuit in Nanoscale CMOS SRAM. In: Proc. VLSI-DAT, pp. 162\u2013165 (2009)","DOI":"10.1109\/VDAT.2009.5158120"},{"key":"27_CR28","unstructured":"Predictive Technology Model, http:\/\/www.eas.asu.edu\/~ptm\/"},{"key":"27_CR29","doi-asserted-by":"crossref","unstructured":"Maiti, A., Casarona, J., McHale, L., Schaumont, P.: A Large Scale Characterization of RO-PUF. In: Proc. HOST, pp. 94\u201399 (2010)","DOI":"10.1109\/HST.2010.5513108"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2013 CHES 2011"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-23951-9_27.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,12]],"date-time":"2025-03-12T01:15:47Z","timestamp":1741742147000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-23951-9_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642239502","9783642239519"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-23951-9_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}