{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T23:25:12Z","timestamp":1743117912765,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642241505"},{"type":"electronic","value":"9783642241512"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24151-2_1","type":"book-chapter","created":{"date-parts":[[2011,9,7]],"date-time":"2011-09-07T10:27:46Z","timestamp":1315391266000},"page":"1-15","source":"Crossref","is-referenced-by-count":0,"title":["Reconstructing Hardware Transactional Memory for Workload Optimized Systems"],"prefix":"10.1007","author":[{"given":"Kunal","family":"Korgaonkar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prabhat","family":"Jain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepak","family":"Tomar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kashyap","family":"Garimella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Veezhinathan","family":"Kamakoti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"LaPotin, D.P., Daijavad, S., Johnson, C.L., Hunter, S.W., Ishizaki, K., Franke, H., Achilles, H.D., Dumarot, D.P., Greco, N.A., Davari, B.: Workload and Network-Optimized Computing Systems. IBM Journal of Res. and Dev.\u00a054(1), 1:1\u20131:12 (2010)","DOI":"10.1147\/JRD.2009.2036972"},{"key":"1_CR2","unstructured":"AMD APUs, http:\/\/sites.amd.com\/us\/fusion\/apu\/Pages\/fusion.aspx"},{"issue":"1","key":"1_CR3","first-page":"1","volume":"54","author":"H. Franke","year":"2010","unstructured":"Franke, H., Xenidis, J., Basso, C., Bass, B.M., Woodward, S.S., Brown, J.D., Johnson, C.L.: Introduction to the Wire-Speed Processor and Architecture. IBM Journal of Res. and Dev.\u00a054(1), 1\u201311 (2010)","journal-title":"IBM Journal of Res. and Dev."},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Eliot, J., Moss, B.: Transactional memory: Architectural Support for Lock-Free Data Structures. In: Proc. of the 20th Ann. Int. Symp. on Computer Architecture, pp. 289\u2013300 (1993)","DOI":"10.1145\/165123.165164"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Shavit, N., Touitou, D.: Software Transactional Memory. In: Proc. of the 14th Ann. ACM Symp. on Principles of Distributed Computing, pp. 204\u2013213 (1995)","DOI":"10.1145\/224964.224987"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Kumar, S., Chu, M., Hughes, C.J., Kundu, P., Nguyen, A.: Hybrid Transactional Memory. In: Proc. of Symp. on Principles and Practice of Parallel Programming, pp. 209\u2013220 (2006)","DOI":"10.1145\/1122971.1123003"},{"key":"1_CR7","unstructured":"Shriraman, A., Marathe, V.J., Dwarkadas, S., Scott, M.L., Eisenstat, D., Heriot, C., Scherer, W.N., Michael, I., Spear, F.: Hardware Acceleration of Software Transactional Memory. Tech. Rep., Dept. of Computer Science, Univ. of Rochester (2006)"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Witchel, E., Rossbach, C.J., Hofmann, O.S.: Is Transactional Memory Programming Actually Easier? In: Proc. of the Principles and Practice of Parallel Programming, pp. 47\u201356 (2010)","DOI":"10.1145\/1837853.1693462"},{"issue":"5","key":"1_CR9","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1145\/1454456.1454466","volume":"6","author":"C. Cascaval","year":"2008","unstructured":"Cascaval, C., Blundell, C., Michael, M., Cain, H.W., Wu, P., Chiras, S., Chatterjee, S.: Software Transactional Memory: Why Is It Only a Research Toy? Queue\u00a06(5), 46\u201358 (2008)","journal-title":"Queue"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"McKenney, P.E., Michael, M.M., Walpole, J.: Why the Grass may not be Greener on the Other Side: A Comparison of Locking vs. Transactional Memory. In: Proc. of the 4th Workshop on Programming Languages and Operating Systems, pp. 1\u20135 (2007)","DOI":"10.1145\/1376789.1376798"},{"issue":"1","key":"1_CR11","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1147\/sj.71.0015","volume":"7","author":"J.S. Liptay","year":"1968","unstructured":"Liptay, J.S.: Structural aspects of the System\/360 Model 85, II: The Cache. IBM Sys. Journal\u00a07(1), 15\u201321 (1968)","journal-title":"IBM Sys. Journal"},{"issue":"2","key":"1_CR12","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/1273440.1250667","volume":"35","author":"C. Blundell","year":"2007","unstructured":"Blundell, C., Devietti, J., Christopher Lewis, E., Martin, M.M.K.: Making the Fast Case Common and the Uncommon Case Simple in Unbounded Transactional Memory. SIGARCH Comput. Archit. News\u00a035(2), 24\u201334 (2007)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Wang, S., Wu, D., Pang, Z., Yang, X.: Software Assisted Transact Cache to Support Efficient Unbounded Transactional Memory. In: Proc. of the 10th Int. Conf. on High Performance Computing and Communications, pp. 77\u201384 (2008)","DOI":"10.1109\/HPCC.2008.24"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Bobba, J., Goyal, N., Hill, M.D., Swift, M.M., Wood, D.A.: TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory. In: Proc. of Int. Symp. on Computer Architecture, pp. 127\u2013138 (2008)","DOI":"10.1145\/1394608.1382133"},{"key":"1_CR15","unstructured":"OpenSPARC T1, http:\/\/www.opensparc.net\/opensparc-t1\/index.html"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Log-based Transactional Memory. In: Proc. of the 12th Int. Symp. on High-Performance Computer Architecture, pp. 254\u2013265 (2006)","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Yen, L., Bobba, J., Marty, M.M., Moore, K.E., Volos, H., Hill, M.D., Swift, M.M., Wood, D.A.: LogTM-SE: Decoupling Hardware Transactional Memory from Caches. In: Proc. of the 13th Int. Symp. on High-Performance Computer Architecture, pp. 261\u2013272 (2007)","DOI":"10.1109\/HPCA.2007.346204"},{"key":"1_CR18","unstructured":"Swift, M., Volos, H., Goyal, N., Yen, L., Hill, M., Wood, D.: OS Support for Virtualizing Hardware Transactional Memory. In: Proc. of the 3rd Workshop on Transactional Computing (2008)"},{"key":"1_CR19","unstructured":"Technology XMOS, http:\/\/www.xmos.com\/technology"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24151-2_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T22:44:23Z","timestamp":1560552263000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24151-2_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642241505","9783642241512"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24151-2_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}