{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T05:06:38Z","timestamp":1748667998293,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642241505"},{"type":"electronic","value":"9783642241512"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24151-2_10","type":"book-chapter","created":{"date-parts":[[2011,9,7]],"date-time":"2011-09-07T10:27:46Z","timestamp":1315391266000},"page":"127-141","source":"Crossref","is-referenced-by-count":10,"title":["FPGA Implementation of Variable-Precision Floating-Point Arithmetic"],"prefix":"10.1007","author":[{"given":"Yuanwu","family":"Lei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Dou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"10_CR1","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MCSE.2005.52","volume":"7","author":"D.H. Bailey","year":"2005","unstructured":"Bailey, D.H.: High-precision floating-point arithmetic in scientific computation. Computing in Science and Engineering\u00a07(3), 54\u201361 (2005)","journal-title":"Computing in Science and Engineering"},{"key":"10_CR2","unstructured":"Boost C++ libraries, \n                  \n                    http:\/\/live.boost.org\/"},{"key":"10_CR3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511921698","volume-title":"Modern Computer Arithmetic","author":"R.P. Brent","year":"2010","unstructured":"Brent, R.P., Zimmermann, P.: Modern Computer Arithmetic. Cambridge University Press, Cambridge (2010)"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Carter, T.M.: Cascade: Hardware for high\/variable precision arithmetic. In: Proceedings of the 9th Symposium on Computer Arithmetic, pp. 184\u2013191 (1989)","DOI":"10.1109\/ARITH.1989.72825"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Chiarulli, D.M., Ruaa, W.G., Buell, D.A.: Draft: A dynamically reconfigurable processor for integer arithmetic. In: Proceedings of the 7th Symposium on Computer Arithmetic, pp. 309\u2013318 (1985)","DOI":"10.1109\/ARITH.1985.6158935"},{"key":"10_CR6","doi-asserted-by":"publisher","first-page":"370","DOI":"10.1109\/TC.1983.1676238","volume":"C-32","author":"M.S. Cohen","year":"1983","unstructured":"Cohen, M.S., Hull, T.E., Hamarcher, V.C.: Cadac: A controlled-precision decimal arithmetic unit. IEEE Transactions on Computers\u00a0C-32, 370\u2013377 (1983)","journal-title":"IEEE Transactions on Computers"},{"key":"10_CR7","unstructured":"Computational complexity of mathematical operations, \n                  \n                    http:\/\/en.wikipedia.org\/wiki\/Computational_complexity_of_mathematical_operations"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Dou, Y., Lei, Y., Wu, G.: FPGA accelerating double\/quad-double high precision floating-point application for exascale computing. In: Proceedings of ICS 2010, pp. 325\u2013336 (2010)","DOI":"10.1145\/1810085.1810129"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"El-Araby, E., Gonzalez, I., El-Ghazawi, T.: Bringing high-performance reconfigurable computing to exact computations. In: Proceedings of FPL 2007, pp. 79\u201385 (August 2007)","DOI":"10.1109\/FPL.2007.4380629"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Fisher, J.A.: Very Long Instruction Word architectures and the ELI-512. In: Proceedings of the 10th Annual International Symposium on Computer Architecture, pp. 140\u2013150 (1983)","DOI":"10.1145\/800046.801649"},{"issue":"2","key":"10_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1236463.1236468","volume":"33","author":"L. Fousse","year":"2007","unstructured":"Fousse, L., Hanrot, G., Lefevre, V., Pelissier, P., Zimmermann, P.: MPFR: A multiple-precision binary floating-point library with correct rounding. Transactions on Mathematical Software\u00a033(2), 1\u201315 (2007)","journal-title":"Transactions on Mathematical Software"},{"key":"10_CR12","unstructured":"Fujimoto, J., Ishikawa, T., Perret-Gallix, D.: High precision numerical computations-a case for an happy design, ACPP IRG note, ACPP-N-1: KEK-CP-164 (May 2005)"},{"key":"10_CR13","unstructured":"GNU Multiple-Precision arithmetic library, \n                  \n                    http:\/\/www.swox.com\/gmp"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"Hormigo, J., Villalba, J., Schulte, M.: A hardware algorithm for variable-precision logarithm. In: Proceedings of ASAP 2000, pp. 215\u2013224 (July 2000)","DOI":"10.1109\/ASAP.2000.862392"},{"key":"10_CR15","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1023\/B:VLSI.0000017001.88149.f4","volume":"37","author":"J. Hormigo","year":"2004","unstructured":"Hormigo, J., Villalba, J., Zapata, E.L.: Cordic processor for variable-precision interval arithmetic. Journal of VLSI Signal Processing\u00a037, 21\u201339 (2004)","journal-title":"Journal of VLSI Signal Processing"},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"Jones, A.K., Hoare, R., Kusic, D.: An FPGA-based VLIW Processor with Custom Hardware Execution. In: Proceedings of FPGA 2005, pp. 107\u2013117 (2005)","DOI":"10.1145\/1046192.1046207"},{"key":"10_CR17","doi-asserted-by":"crossref","unstructured":"Lei, Y., Dou, Y., Zhou, J., Wang, S.: VPFPAP: A special-purpose VLIW processor for variable-precision floating-point arithmetic. In: Proceedings of FPL 2011 (2011)","DOI":"10.1109\/FPL.2011.51"},{"issue":"6","key":"10_CR18","doi-asserted-by":"publisher","first-page":"826","DOI":"10.1109\/12.391179","volume":"44","author":"K.K. Parhi","year":"1995","unstructured":"Parhi, K.K., Srinivas, H.R.: A fast radix-4 division algorithm and its architecture. IEEE Transactions on Computers\u00a044(6), 826\u2013831 (1995)","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"10_CR19","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1109\/12.859535","volume":"49","author":"M.J. Schulte","year":"2000","unstructured":"Schulte, M.J., Swartzlander Jr., E.E.: A family of variable-precision, interval arithmetic processors. IEEE Transactions on Computers\u00a049(5), 387\u2013397 (2000)","journal-title":"IEEE Transactions on Computers"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"Schulte, M.J., Swartzlander Jr., E.E.: Hardware design and arithmetic algorithms for a variable-precision, interval arithmetic coprocessor. In: Proceedings of the 12th Symposium on Computer Arithmetic, pp. 222\u2013228 (1995)","DOI":"10.1109\/ARITH.1995.465354"},{"key":"10_CR21","doi-asserted-by":"crossref","unstructured":"Tenca, A.F., Ercegovac, M.D.: A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures. In: Proceedings of FCCM 1998 (1998)","DOI":"10.1109\/FPGA.1998.707899"},{"key":"10_CR22","doi-asserted-by":"crossref","unstructured":"Underwood, K.: FPGAs vs. CPUs: trends in peak floating-point performance. In: Proceedings of FPGA 2004, pp. 171\u2013180 (2004)","DOI":"10.1145\/968280.968305"},{"key":"10_CR23","unstructured":"Zhou, J., Dou, Y., Lei, Y., Xu, J., Dong, Y.: Double precision hybrid-mode floating-point fpga cordic coprocessor. Proceedings of HPCC 2008, 182\u2013189 (2008)"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24151-2_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,2]],"date-time":"2019-04-02T00:14:17Z","timestamp":1554164057000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24151-2_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642241505","9783642241512"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24151-2_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}