{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T07:40:30Z","timestamp":1743147630343,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642241505"},{"type":"electronic","value":"9783642241512"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24151-2_3","type":"book-chapter","created":{"date-parts":[[2011,9,7]],"date-time":"2011-09-07T10:27:46Z","timestamp":1315391266000},"page":"31-45","source":"Crossref","is-referenced-by-count":8,"title":["A Read-Write Aware Replacement Policy for Phase Change Memory"],"prefix":"10.1007","author":[{"given":"Xi","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Qian","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Dongsheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chongmin","family":"Li","sequence":"additional","affiliation":[]},{"given":"Haixia","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"12","key":"3_CR1","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MC.2003.1250880","volume":"36","author":"C. Lefurgy","year":"2003","unstructured":"Lefurgy, C., et al.: Energy management for commercial servers. IEEE Computer\u00a036(12), 39\u201348 (2003)","journal-title":"IEEE Computer"},{"key":"3_CR2","unstructured":"Int\u2019l Technology Roadmap for Semiconductors:Process Integration, Devices, and Structures, Semiconductor Industry Assoc. (2007), http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapters\/2007_PIDS.pdf"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Kgil, T., Roberts, D., Mudge, T.: Improving NAND Flash Based Disk Caches. In: The 35th International Symposium on Computer Architecture, pp. 327\u2013338 (2008)","DOI":"10.1109\/ISCA.2008.32"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Wu, M., Zwaenepoel, W.: eNVy: A Nonvolatile, Main Memory Storage System. In: ASPLOS-VI, pp. 86\u201397 (1994)","DOI":"10.1145\/195470.195506"},{"issue":"4\/5","key":"3_CR5","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1147\/rd.524.0465","volume":"52","author":"S. Raoux","year":"2008","unstructured":"Raoux, S., et al.: Phase-change random access memory: A scalable technology. IBM Journal of R. and D.\u00a052(4\/5), 465\u2013479 (2008)","journal-title":"IBM Journal of R. and D."},{"key":"3_CR6","unstructured":"Kanellos, M.: IBM Changes Directions in Magnetic Memory (August 2007), http:\/\/news.cnet.com\/IBM-changes-directions-in-magneticmemory\/2100-10043-6203198.html"},{"key":"3_CR7","unstructured":"Intel. Intel, STMicroelectronics Deliver Industry\u2019s First Phase Change Memory Prototypes. Intel News Release (February 6, 2008)"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Wu, X., et al.: Hybrid cache architecture with disparate memory technologies. In: ISCA 2009, pp. 34\u201345 (2009)","DOI":"10.1145\/1555754.1555761"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Kang, D.H., et al.: Two-bit Cell Operation in Diode-Switch Phase Change Memory Cells with 90nm Technology. In: IEEE Symposium on VLSI Technology Digest of Technical Papers, pp. 98\u201399 (2008)","DOI":"10.1109\/VLSIT.2008.4588577"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Qureshi, M., et al.: Scalable high performance main memory system using phase-change memory technology. In: ISCA-36 (2009)","DOI":"10.1145\/1555754.1555760"},{"key":"3_CR11","unstructured":"The Basics of Phase Change Memory Technology, http:\/\/www.numonyx.com\/Documents\/WhitePapers\/PCM_Basics_WP.pdf"},{"issue":"2","key":"3_CR12","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MM.2010.38","volume":"30","author":"R. Kalla","year":"2010","unstructured":"Kalla, R., Sinharoy, B., Starke, W.J., Floyd, M.: Power7: IBM\u2019s Next-Generation Server Processor. IEEE Micro.\u00a030(2), 7\u201315 (2010)","journal-title":"IEEE Micro."},{"key":"3_CR13","unstructured":"Virtutech AB. Simics Full System Simulator, http:\/\/www.simics.com\/"},{"key":"3_CR14","unstructured":"Wisconsin Multifacet GEMS Simulator, http:\/\/www.cs.wisc.edu\/gems\/"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Park, S.-Y., Jung, D., Kang, J.-U., Kim, J.-S., Lee, J.: CFLRU: a replacement algorithm for flash memory. In: Proc. of International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 234\u2013241 (2006)","DOI":"10.1145\/1176760.1176789"},{"issue":"3","key":"3_CR16","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1109\/TCE.2008.4637609","volume":"54","author":"H. Jung","year":"2008","unstructured":"Jung, H., et al.: LRU-WSR: integration of LRU and writes sequence reordering for flash memory. Trans. on Cons. Electr.\u00a054(3), 1215\u20131223 (2008)","journal-title":"Trans. on Cons. Electr."},{"issue":"3","key":"3_CR17","doi-asserted-by":"publisher","first-page":"1228","DOI":"10.1109\/TCE.2008.4637611","volume":"54","author":"D. Seo","year":"2008","unstructured":"Seo, D., Shin, D.: Recently-evicted-first buffer replacement policy for flash storage devices. Trans. on Cons. Electr.\u00a054(3), 1228\u20131235 (2008)","journal-title":"Trans. on Cons. Electr."},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Qureshi, M., Jaleel, A., Patt, Y., Steely, S., Emer, J.: Adaptive Insertion Policies for High Performance Caching. In: ISCA-34, pp. 167\u2013178 (2007)","DOI":"10.1145\/1250662.1250709"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Jaleel, A.K.B., Theobald Jr., S.C.S., Emer, J.: High performance cache replacement using re-reference interval prediction (RRIP). In: ISCA-37, pp. 60\u201371 (2010)","DOI":"10.1145\/1815961.1815971"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Dhiman, G., et al.: PDRAM: A hybrid PRAM and DRAM main memory system. In: DAC 2009, pp. 664\u2013669 (2009)","DOI":"10.1145\/1629911.1630086"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Zhou, P., et al.: A durable and energy efficient main memory using phase change memory technology. In: ISCA-36 (2009)","DOI":"10.1145\/1555754.1555759"},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Cho, S., et al.: Flip-N-Write: A simple deterministic technique to improve pram write performance, energy and endurance. In: MICRO-42 (2009)","DOI":"10.1145\/1669112.1669157"},{"key":"3_CR23","unstructured":"Wu, X., et al.: Power and Performance of Read-Write Aware Hybrid Caches with Non-volatile Memories. In: DATE 2009 (2009)"},{"key":"3_CR24","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Franceschini, M., Lastras, L.: Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing. In: HPCA-16 (2010)","DOI":"10.1109\/HPCA.2010.5416645"},{"issue":"2","key":"3_CR25","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/225830.223990","volume":"23","author":"S.C. Woo","year":"1995","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. SIGARCH Comput. Archit. News\u00a023(2), 24\u201336 (1995)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"3_CR26","doi-asserted-by":"crossref","unstructured":"Bienia, C., Kumar, S., Clara, S., Singh, J.P., Li, K.: The PARSEC Benchmark Suite: Characterization and Architectural Implications. In: PACT-17, pp. 272\u2013281 (2008)","DOI":"10.1145\/1454115.1454128"},{"key":"3_CR27","unstructured":"UltraSPARC T2 supplement to the UltraSPARC architecture 2007. Draft D1.4.3 (2007)"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24151-2_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T22:44:24Z","timestamp":1560552264000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24151-2_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642241505","9783642241512"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24151-2_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}