{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:06:51Z","timestamp":1725613611366},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642241536"},{"type":"electronic","value":"9783642241543"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24154-3_19","type":"book-chapter","created":{"date-parts":[[2011,9,24]],"date-time":"2011-09-24T03:38:58Z","timestamp":1316835538000},"page":"180-192","source":"Crossref","is-referenced-by-count":1,"title":["Using Silent Writes in Low-Power Traffic-Aware ECC"],"prefix":"10.1007","author":[{"given":"Mostafa","family":"Kishani","sequence":"first","affiliation":[]},{"given":"Amirali","family":"Baniasadi","sequence":"additional","affiliation":[]},{"given":"Hossein","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"Yoon, D.H., Erez, M.: Memory mapped ECC: low-cost error protection for last level caches. In: International Symposium on Computer Architecture (ISCA), pp. 116\u2013127 (2009)","DOI":"10.1145\/1555754.1555771"},{"key":"19_CR2","unstructured":"Zhang, W., Gurumurthi, S., Kandemir, M., Sivasubramaniam, A.: ICR: In-Cache Replication for Enhancing Data Cache Reliability. In: International Conference on Dependable Systems and Networks, DSN (June 2003)"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Kim, S., Somani, A.K.: Area Efficient Architectures for Information Integrity in Cache Memories. In: International Symposium on Computer Architecture, ISCA (May 1999)","DOI":"10.1145\/307338.301000"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Sadler, N.N., Sorin, D.J.: Choosing an Error Protection Scheme for a Microprocessor\u2019s L1 Data Cache. In: International Conference on Computer Design, ICCD (October 2006)","DOI":"10.1109\/ICCD.2006.4380862"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Li, L., Degalahal, V.S., Vijaykrishnan, N., Kaandemir, M., Irwin, M.J.: Soft Error and Energy Consumption Interactions: A Data Cache Perspective. In: International Symposium on Low Power Electronics and Design, ISLPED (August 2004)","DOI":"10.1145\/1013235.1013273"},{"key":"19_CR6","unstructured":"Kim, S.: Area-Efficient Error Protection for Caches. In: Conference on Design Automation and Test in Europe, DATE (March 2006)"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Lepak, K.M., Lipasti, M.H.: Silent stores for free. In: ACM\/IEEE International Symposium on Microarchitecture, pp. 22\u201331 (December 2000)","DOI":"10.1145\/360128.360133"},{"issue":"3","key":"19_CR8","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/268806.268810","volume":"25","author":"D. Burger","year":"1997","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar tool set, version 2.0. ACM SIGARCH Computer Architecture News\u00a025(3), 13\u201325 (1997)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"19_CR9","unstructured":"http:\/\/www.spec.org\/cpu2000\/"},{"issue":"1","key":"19_CR10","first-page":"69","volume":"28","author":"N. Muralimanohar","year":"2008","unstructured":"Muralimanohar, N., Balasubramonian, R., Jouppi, N.P.: Architecting Efficient Interconnects for Large Caches with CACTI 6.0. MICRO\u00a028(1), 69\u201379 (2008)","journal-title":"MICRO"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Perelman, E., Hamerly, G., Biesbrouck, M.V., Sherwood, T., Calder, B.: Using SimPoint for Accurate and Efficient Simulation. In: ACM SIGMETRICS the International Conference on Measurement and Modeling of Computer Systems (June 2003)","DOI":"10.1145\/781027.781076"},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"Karlsson, J., Ledan, P., Dahlgren, P., Johansson, R.: Using heavy-ion radiation to validate fault handling mechanisms. MICRO, 8\u201323 (February 1994)","DOI":"10.1109\/40.259894"},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"Sosnowski, J.: Transient fault tolerance in digital systems. MICRO, 24\u201335 (February 1994)","DOI":"10.1109\/40.259897"},{"issue":"6","key":"19_CR14","doi-asserted-by":"publisher","first-page":"2534","DOI":"10.1109\/23.903804","volume":"47","author":"L.Z. Scheick","year":"2000","unstructured":"Scheick, L.Z., Guertin, S.M., Swift, G.M.: Analysis of Radiation Effects on Individual DRAM Cells. IEEE Transact. Nucl. Sci.\u00a047(6), 2534\u20132545 (2000)","journal-title":"IEEE Transact. Nucl. Sci."},{"key":"19_CR15","unstructured":"Standards, J.: JESD89 Measurement and Reporting of Alpha Particles and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices, JESD89-1 System Soft Error Rate (SSER) Method and JESD89-2 Test Method for Alpha Source Accelerated Soft Error Rate (2001)"},{"key":"19_CR16","doi-asserted-by":"crossref","unstructured":"Gordon, M.S., Rodbell, K.P., Heidel, D.F., Cabral Jr., C., Cannon, E.H., Reinhardt, D.D.: Single-event-upset and alpha-particle emission rate measurement techniques. IBM Journal of Research and Development\u00a052(3) (May 2008)","DOI":"10.1147\/rd.523.0265"},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"Maiz, J., Hareland, S., Zhang, K., Armstrong, P.: Characterization of Multi-Bit Soft Error Events in Advanced SRAMs. In: IEEE International Electron Devices Meeting, IEDM (December 2003)","DOI":"10.1109\/IEDM.2003.1269335"},{"issue":"3","key":"19_CR18","first-page":"397","volume":"5","author":"C.W. Slayman","year":"2005","unstructured":"Slayman, C.W.: Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations. IEEE Trans. on Reliability\u00a05(3), 397\u2013404 (2005)","journal-title":"IEEE Trans. on Reliability"},{"key":"19_CR19","unstructured":"http:\/\/www.synopsys.com\/tools\/Verification\/AMSVerification\/CircuitSimulation\/HSPICE\/Pages\/default.aspx"},{"key":"19_CR20","doi-asserted-by":"crossref","unstructured":"Kalla, R., Balaram, S., Tendler, J.M.: IBM Power5 chip: a dual-core multithreaded processor. MICRO, 40\u201347 (March-April 2004)","DOI":"10.1109\/MM.2004.1289290"},{"key":"19_CR21","unstructured":"http:\/\/www.amd.com\/us\/products\/desktop\/processors\/athlon\/Pages\/AMD-athlon-processor-for-desktop.aspx"},{"key":"19_CR22","unstructured":"http:\/\/software.intel.com\/en-us\/articles\/recap-virtual-memory-and-cache\/"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24154-3_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,16]],"date-time":"2019-06-16T09:39:26Z","timestamp":1560677966000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24154-3_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642241536","9783642241543"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24154-3_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}