{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:06:56Z","timestamp":1725613616508},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642241536"},{"type":"electronic","value":"9783642241543"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24154-3_22","type":"book-chapter","created":{"date-parts":[[2011,9,24]],"date-time":"2011-09-24T03:38:58Z","timestamp":1316835538000},"page":"214-225","source":"Crossref","is-referenced-by-count":0,"title":["Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and Power-Gating"],"prefix":"10.1007","author":[{"given":"Karthikeyan","family":"Lingasubramanian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"Babighian, P., Benini, L., Macii, A., Macii, E.: Post-layout leakage power minimization based on distributed sleep transistor insertion. In: Proceedings of the 2004 International Symposium on Low Power Electronics and Design, ISLPED 2004, pp. 138\u2013143 (2004)","DOI":"10.1145\/1013235.1013275"},{"issue":"6","key":"22_CR2","doi-asserted-by":"publisher","first-page":"630","DOI":"10.1109\/43.503933","volume":"15","author":"L. Benini","year":"1996","unstructured":"Benini, L., De Micheli, G.: Automatic synthesis of low-power gated-clock finite-state machines. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a015(6), 630\u2013643 (1996)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G., Macii, E.: Designing low-power circuits: practical recipes. IEEE Circuits and Systems Magazine\u00a01(1), 6\u201325 (quarter 2001)","DOI":"10.1109\/7384.928306"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Benini, L., Siegel, P., De Micheli, G.: Saving power by synthesizing gated clocks for sequential circuits. IEEE Design Test of Computers\u00a011(4), 32\u201341 (winter 1994)","DOI":"10.1109\/54.329451"},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":"Bolzani, L., Calimera, A., Macii, A., Macii, E., Poncino, M.: Enabling concurrent clock and power gating in an industrial design flow. In: Design, Automation Test in Europe Conference Exhibition, DATE 2009, pp. 334\u2013339 (April 2009)","DOI":"10.1109\/DATE.2009.5090684"},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"Bolzani, L., Calimera, A., Macii, A., Macii, E., Poncino, M.: Placement-aware clustering for integrated clock and power gating. In: IEEE International Symposium on Circuits and Systems, ISCAS 2009, pp. 1723\u20131726 (May 2009)","DOI":"10.1109\/ISCAS.2009.5118107"},{"issue":"9","key":"22_CR7","doi-asserted-by":"publisher","first-page":"1979","DOI":"10.1109\/TCSI.2008.2010151","volume":"56","author":"A. Calimera","year":"2009","unstructured":"Calimera, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Design of a flexible reactivation cell for safe power-mode transition in power-gated circuits. IEEE Transactions on Circuits and Systems I: Regular Papers\u00a056(9), 1979\u20131983 (2009)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Garrett, D., Stan, M., Dean, A.: Challenges in clock gating for a low power asic methodology. In: Proceedings of International Symposium on Low Power Electronics and Design, pp. 176\u2013181 (1999)","DOI":"10.1145\/313817.313913"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Ikebuchi, D., Seki, N., Kojima, Y., Kamata, M., Zhao, L., Amano, H., Shirai, T., Koyama, S., Hashida, T., Umahashi, Y., Masuda, H., Usami, K., Takeda, S., Nakamura, H., Namiki, M., Kondo, M.: Geyser-1: A mips r3000 cpu core with fine-grained run-time power gating. In: 15th Asia and South Pacific, Design Automation Conference (ASP-DAC), p. 369\u2013370 (January 2010)","DOI":"10.1109\/ASPDAC.2010.5419857"},{"key":"22_CR10","volume-title":"Low Power Methodology Manual for System-on-Chip Design","author":"M. Keating","year":"2007","unstructured":"Keating, M., Flymm, S., Aitken, R., Gibbon, A., Shi, K.: Low Power Methodology Manual for System-on-Chip Design. Springer, Heidelberg (2007)"},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Macii, E., Bolzani, L., Calimera, A., Macii, A., Poncino, M.: Integrating clock gating and power gating for combined dynamic and leakage power optimization in digital cmos circuits. In: 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, DSD 2008, pp. 298\u2013303 (September 2008)","DOI":"10.1109\/DSD.2008.90"},{"issue":"2","key":"22_CR12","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K. Roy","year":"2003","unstructured":"Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits. Proceedings of the IEEE\u00a091(2), 305\u2013327 (2003)","journal-title":"Proceedings of the IEEE"},{"issue":"1","key":"22_CR13","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1109\/TVLSI.2009.2029276","volume":"19","author":"A. Sathanur","year":"2011","unstructured":"Sathanur, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Fast computation of discharge current upper bounds for clustered power gating. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a019(1), 146\u2013151 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Sathanur, A., Pullini, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Timing-driven row-based power gating. In: Proceedings of the 2007 International Symposium on Low Power Electronics and Design, ISLPED 2007, pp. 104\u2013109 (2007)","DOI":"10.1145\/1283780.1283803"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"Usami, K., Ohkubo, N.: A design approach for fine-grained run-time power gating using locally extracted sleep signals. In: International Conference on Computer Design, ICCD 2006, pp. 155\u2013161 (October 2006)","DOI":"10.1109\/ICCD.2006.4380809"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24154-3_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,16]],"date-time":"2019-06-16T09:39:21Z","timestamp":1560677961000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24154-3_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642241536","9783642241543"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24154-3_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}