{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,11]],"date-time":"2025-03-11T23:43:10Z","timestamp":1741736590074,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642241536"},{"type":"electronic","value":"9783642241543"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24154-3_24","type":"book-chapter","created":{"date-parts":[[2011,9,24]],"date-time":"2011-09-24T03:38:58Z","timestamp":1316835538000},"page":"237-246","source":"Crossref","is-referenced-by-count":1,"title":["Unified Gated Flip-Flops for Reducing the Clocking Power in Register Circuits"],"prefix":"10.1007","author":[{"given":"Takumi","family":"Okuhira","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"24_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/b101914","volume-title":"Power Aware Design Methodologies","author":"M. Pedram","year":"2002","unstructured":"Pedram, M.: Power Aware Design Methodologies. Kluwer Academic Publishers, Norwell (2002)"},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"Pedram, M.: Power Minimization in IC Design: Principles and Applications. ACM Transactions on Design Automation of Electronic Systems\u00a01(1) (1996)","DOI":"10.1145\/225871.225877"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"Raghavan, N., Akella, V., Bakshi, S.: Automatic Insertion of Gated Clocks at Register Transfer Level. In: Proc. of VLSI Design, pp. 48\u201354 (January 1999)","DOI":"10.1109\/ICVD.1999.745123"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"Strollo, A.G., Napoli, E., De Caro, D.: New Clock-Gating Techniques for Low-Power Flip-Flops. In: Proc. of ISLPED, pp. 114\u2013119 (July 2000)","DOI":"10.1145\/344166.344540"},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"Jiang, I.H.-R., Chang, C.-L., Yang, Y.-M.: INTEGRA: Fast Multi-Bit Flip-Flop Clustering for Clock Power Saving Based on Interval Graphs. In: Proc. of ISPD, pp. 115\u2013121 (March 2011)","DOI":"10.1145\/1960397.1960424"},{"key":"24_CR6","doi-asserted-by":"crossref","unstructured":"Brooks, D., Martonosi, M.: Value-Based Clock Gating and Operation Packing: Dynamic Strategies for Improving Processor Power and Performance. ACM Transactions on Computer Systems\u00a018(2) (May 2000)","DOI":"10.1145\/350853.350856"},{"key":"24_CR7","doi-asserted-by":"crossref","unstructured":"Choi, J., Jeon, J., Choi, K.: Power Minimization of Functional Units by Partially Guarded Computation. In: Proc. of ISLPED, pp. 131\u2013136 (July 2000)","DOI":"10.1145\/344166.344549"},{"key":"24_CR8","doi-asserted-by":"crossref","unstructured":"Kondo, M., Nakamura, H.: A Small, Fast and Low-Power Register File by Bit-Partitioning. In: Proc. of Int\u2019l Symposium on High-Performance Computer Architecture, pp. 40\u201349 (February 2005)","DOI":"10.1109\/HPCA.2005.3"},{"issue":"5","key":"24_CR9","doi-asserted-by":"publisher","first-page":"702","DOI":"10.1109\/4.668984","volume":"33","author":"M. Nogawa","year":"1998","unstructured":"Nogawa, M., Ohtomo, Y.: A Data-Transition Look-Ahead DFF Circuit for Statistical Reduction in Power Consumption. IEEE Journal on Solid-State Circuits\u00a033(5), 702\u2013706 (1998)","journal-title":"IEEE Journal on Solid-State Circuits"},{"key":"24_CR10","doi-asserted-by":"crossref","unstructured":"Hamada, M., Terazawa, T., Higashi, T., Kitabayashi, S., Mita, S., Watanabe, Y., Ashino, M., Hara, H., Kuroda, T.: Flip-flop Selection Technique for Power-Delay Trade-Off. In: ISSCC Digest of Technical Papers, pp. 270\u2013271 (February 1999)","DOI":"10.1109\/ISSCC.1999.759241"},{"key":"24_CR11","doi-asserted-by":"crossref","unstructured":"Mizuno, A., Kohno, K., Ohyama, R., Tokuyoshi, T., Uetani, H., Eichel, H., Miyamamori, T., Matsumoto, N., Matsui, M.: Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture. In: Proc. of ICCD, pp. 2\u20137 (September 2002)","DOI":"10.1109\/ICCD.2002.1106738"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Okuhira, T., Ishihara, T.: Unification of Multiple Gated Flip-Flops for Saving the Power Consumption of Register Circuits. In: Proc. of ICESIT, p. 115 (February 2010)","DOI":"10.1007\/978-3-642-24154-3_24"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24154-3_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,11]],"date-time":"2025-03-11T23:19:47Z","timestamp":1741735187000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24154-3_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642241536","9783642241543"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24154-3_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}