{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T12:36:16Z","timestamp":1743078976838,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642241536"},{"type":"electronic","value":"9783642241543"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24154-3_25","type":"book-chapter","created":{"date-parts":[[2011,9,23]],"date-time":"2011-09-23T23:38:58Z","timestamp":1316821138000},"page":"247-256","source":"Crossref","is-referenced-by-count":0,"title":["C-elements for Hardened Self-timed Circuits"],"prefix":"10.1007","author":[{"given":"Florent","family":"Ouchet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katell","family":"Morin-Allory","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laurent","family":"Fesquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"25_CR1","doi-asserted-by":"crossref","unstructured":"Hamon, J., Fesquet, L., Miscopein, B., Renaudin, M.: High-level time-accurate model for the design of self-timed ring oscillators. In: 14th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC (2008)","DOI":"10.1109\/ASYNC.2008.16"},{"key":"25_CR2","unstructured":"Fairbanks, S., Moore, S.: Analog micropipeline rings for high precision timing. In: Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems, ASYNC (2004)"},{"key":"25_CR3","volume-title":"Low-power CMOS Circuits: Technology, Logic Design and CAD Tools","author":"D. Auvergne","year":"2006","unstructured":"Auvergne, D., Maurine, P., Az\u00e9mard, N.: Modeling for designing in deep submicron technologies. In: Low-power CMOS Circuits: Technology, Logic Design and CAD Tools. CRC Press, Boca Raton (2006)"},{"key":"25_CR4","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1016\/0167-9260(92)90001-F","volume":"13","author":"K. Berkel van","year":"1992","unstructured":"van Berkel, K.: Beware the isochronic fork. The VLSI Journal Integration\u00a013, 103\u2013128 (1992)","journal-title":"The VLSI Journal Integration"},{"key":"25_CR5","doi-asserted-by":"crossref","unstructured":"Ouchet, F., Morin-Allory, K., Fesquet, L.: Delay insensitivity does not mean slope insensitivity! In: Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC (2010)","DOI":"10.1109\/ASYNC.2010.27"},{"key":"25_CR6","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"I.E. Sutherland","year":"1989","unstructured":"Sutherland, I.E.: Micropipelines. Communications of the ACM\u00a032, 720\u2013738 (1989)","journal-title":"Communications of the ACM"},{"key":"25_CR7","volume-title":"Formal program transformations for VLSI circuit synthesis","author":"A.J. Martin","year":"1990","unstructured":"Martin, A.J.: Formal program transformations for VLSI circuit synthesis. Addison-Wesley Longman Publishing Co., Inc., Amsterdam (1990)"},{"key":"25_CR8","first-page":"55","volume":"240","author":"B. Folco","year":"2007","unstructured":"Folco, B., Bregier, V., Fesquet, L., Renaudin, M.: Technology mapping for area optimized quasi delay insensitive circuits. Vlsi-Soc: From Systems To Silicon\u00a0240(978-0-387-73660-0), 55\u201369 (2007)","journal-title":"Vlsi-Soc: From Systems To Silicon"},{"key":"25_CR9","doi-asserted-by":"crossref","unstructured":"Al Tarawneh, Z., Russell, G., Yakovlev, A.: An analysis of seu robustness of c-element structures implemented in bulk cmos and soi technologies. In: Proceedings of the International Conference on Microelectronics, ICM (2010)","DOI":"10.1109\/ICM.2010.5696138"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24154-3_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T20:08:45Z","timestamp":1558296525000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24154-3_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642241536","9783642241543"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24154-3_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}