{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,11]],"date-time":"2025-03-11T23:43:12Z","timestamp":1741736592911,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642241536"},{"type":"electronic","value":"9783642241543"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24154-3_5","type":"book-chapter","created":{"date-parts":[[2011,9,24]],"date-time":"2011-09-24T03:38:58Z","timestamp":1316835538000},"page":"43-52","source":"Crossref","is-referenced-by-count":1,"title":["Architecture Extensions for Efficient Management of Scratch-Pad Memory"],"prefix":"10.1007","author":[{"given":"Jos\u00e9 V.","family":"Busquets-Mataix","sequence":"first","affiliation":[]},{"given":"Carlos","family":"Catal\u00e1","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Mart\u00ed-Campoy","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Banakar, R., Steinke, S., Lee, B.-S., Balakrishnan, M., Marwedel, P.: Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In: CODES 2002, pp. 73\u201378 (2002)","DOI":"10.1145\/774801.774805"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Verma, M., Wehmeyer, L., Marwedel, P.: Cache-Aware Scratchpad Allocation Algorithm. In: DATE 2004, pp. 1264\u20131269 (2004)","DOI":"10.1109\/DATE.2004.1269069"},{"key":"5_CR3","unstructured":"Verma, M., Marwedel, P.: Advanced memory optimization techniques for low-power embedded processors, pp. I-XII, 1\u2013188. Springer, Heidelberg (2007)"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Nguyen, N., Dominguez, A., Barua, R.: Memory allocation for embedded systems with a compile-time-unknown scratch-pad size. In: CASES 2005, pp. 115\u2013125 (2005)","DOI":"10.1145\/1086297.1086313"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Egger, B., Kim, C., Jang, C., Nam, Y., Lee, J., Min, S.L.: A dynamic code placement technique for scratchpad memory using postpass optimization. In: CASES 2006, pp. 223\u2013233 (2006)","DOI":"10.1145\/1176760.1176788"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Egger, B., Lee, J., Shin, H.: Scratchpad memory management for portable systems with a memory management unit. In: EMSOFT 2006, pp. 321\u2013330 (2006)","DOI":"10.1145\/1176887.1176933"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Egger, B., Lee, J., Shin, H.: Dynamic scratchpad memory management for code in portable systems with an MMU. ACM Trans. Embedded Comput. Syst.\u00a07(2) (2008)","DOI":"10.1145\/1331331.1331335"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Cho, H., Egger, B., Lee, J., Shin, H.: Dynamic data scratchpad memory management for a memory subsystem with an MMU. In: LCTES 2007, pp. 195\u2013206 (2007)","DOI":"10.1145\/1254766.1254804"},{"key":"5_CR9","unstructured":"Janapsatya, A., Parameswaran, S., Ignjatovic, A.: Hardware\/software managed scratchpad memory for embedded system. In: ICCAD 2004, pp. 370\u2013377 (2004)"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Balakrishnan, M., Marwedel, P., Wehmeyer, L., Grunwald, N., Banakar, R., Steinke, S.: Reducing Energy Consumption by Dynamic Copying of Instructions onto Onchip Memory. In: ISSS 2002, pp. 213\u2013218 (2002)","DOI":"10.1145\/581199.581247"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Poletti, F., Marchal, P., Atienza, D., Benini, L., Catthoor, F., Mendias, J.M.: An integrated hardware\/software approach for run-time scratchpad management. In: DAC 2004, pp. 238\u2013243 (2004)","DOI":"10.1145\/996566.996634"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Li, L., Gao, L., Xue, J.: Memory Coloring: A Compiler Approach for Scratchpad Memory Management. In: IEEE PACT 2005, pp. 329\u2013338 (2005)","DOI":"10.1109\/PACT.2005.27"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Lee, L.H., Moyer, B., Arends, J.: Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In: ISLPED 1999, pp. 267\u2013269 (1999)","DOI":"10.1145\/313817.313944"},{"key":"5_CR14","unstructured":"Victorio, J.A., Torres Moren, E.F., Y\u00fafera, V.V.: Vatios: Simulador de Procesador con Estimaci\u00f3n de Potencia. XVIII Jornadas de Paralelismo, Zaragoza (2007)"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set Version 2.0. Technical Report 1342, Computer Sciences Department. University of Wisconsin\u2013Madison (May 1997)","DOI":"10.1145\/268806.268810"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: ISCA 2000, pp. 83\u201394 (2000)","DOI":"10.1145\/342001.339657"},{"key":"5_CR17","unstructured":"Tarjan, D., Thoziyoor, S., Jouppi, N.: CACTI 4.0, P. HPL-2006- 86 20060606"},{"key":"5_CR18","unstructured":"The M\u00e4lardalen WCET research group. The M\u00e4lardalen WCET benchmarks homepage, http:\/\/www.mrtc.mdh.se\/projects\/wcet\/benchmarks.html"},{"issue":"4","key":"5_CR19","doi-asserted-by":"publisher","first-page":"554","DOI":"10.1109\/TCAD.2009.2014002","volume":"28","author":"D. Cho","year":"2009","unstructured":"Cho, D., Pasricha, S., Issenin, I., Dutt, N.D., Ahn, M., Paek, Y.: Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications. IEEE Trans. on CAD of Integrated Circuits and Systems (TCAD)\u00a028(4), 554\u2013567 (2009)","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems (TCAD)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24154-3_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,11]],"date-time":"2025-03-11T23:20:01Z","timestamp":1741735201000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24154-3_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642241536","9783642241543"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24154-3_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}